

COAST GUARD ADDENDUM

DRAFT

AUSTRON 2000C RECEIVER

VOLUME 2 OF 2

NOVEMBER 1977

DRAFT

FIGURE

- 2-1 METHOD OF MULTIPLE CROSS RATE BLANKING
- 2-2 DEFINITION OF PHASE COMPARATOR START-STOP INPUTS
- 2-3 ONE MICROSECOND PHASE COMPARATOR LAYOUT
- 2-4 FRONT PANEL CONTROLS AND INDICATORS
- 2-5 REAR PANEL CONTROLS AND INDICATORS

TABLE

- 2-1 REAR PANEL MODIFICATIONS
- 3-1 NINTH PULSE BLINK DETECTOR PCB 12
- 3-2 TIME LADDER DIAGRAM NINTH PULSE BLINK DETECTOR
- 3-3 RF AMPLIFIER PCB 1
- 3-4 GRP DIVIDER PCB 8
- 3-5 STANDARD INPUT PCB 9
- 3-6 RF GAIN CHANGE
- 3-7 PHASE STROBE PCB 2
- 3-8 SIGNAL STROBE PCB 3
- 3-9 AMPLITUDE STROBE PCB 4
- 3-10 SERVO CONTROL PCB 6
- 3-11 PHASE CODE PCB 7
- 3-12 TWO PULSE COMMUNICATION SYSTEM DEMODULATOR PCB 12
- 3-12A TWO PULSE COMMUNICATION SYSTEM DEMODULATOR BLOCK TEXT
- 3-13 TIME LADDER DIAGRAM DIGITAL TIMING GENERATOR
- 3-14 TIME LADDER DIAGRAM PHASE LOCKED LOOPS AND LOOP SIGNAL MULTIPLEXER
- 3-15 OUTPUT OF SIGNAL LIMITER AND DETECTOR
- 3-16 AMPLITUDE TRACKING INPUTS
- 3-17 TIME LADDER DIAGRAM PHASE LOCKED LOOPS AND LOOP SIGNAL MULTIPLEXER

FIGURE

3-18

BIT PHASE DETECTOR DECODED WAVEFORMS

4-1

CODE-CALL WIRING




Figure 2-1
Method Of Multiple Cross-Rate Blanking




Figure 2-2
Definition Of Phase Comparator START-STOP Inputs

NOTE:
JUMPER CONNECTIONS
Term. 3 TO 5 OR 3 TO 6




FIG. 2-3
ONE MICROSECOND PULSE COMPARATOR





FIGURE 2-4



FRONT AND REAR PANEL CONTROLS AND INDICATORS

FIGURE 2-5

REAR PANEL MODIFICATIONS

	<u>JACK</u>	<u>OLD LABEL</u>	<u>NEW LABEL</u>	<u>OLD TERMINATION</u>	<u>NEW TERMINATION</u>
1.	J24	Phase Code	Start	J7-3C	J9-16F
2.	J23	1 kHz	Stop	J6-8C	J9-11F
3.	J22	10 kHz	X-Rate Blank Input	J6-9C	J8-12C
4.	J27	100 kHz	Freq. Std. Output 1 MHz	J6-10X ^C	J9-3F
5.	J33	Ø Shifted 1 MHz	No change	J6-11C	No change
6.	J34	GRP	1/2 GRR	J8-4F	J8-7F
7.	E15 (New)	Blank	Blink Alarm	Blank	J12-5C
8.	E8	10 µs	M-LØ	J11-12F	No change
9.	E7	100 µs	CORR	J11-10F	No change
10.	E14 (New)	Blank	Signal (Green)	Blank	J3-15F
11.	E13 (New)	Blank	Amplitude (Green)	Blank	J4-15F




Figure 3-6








TABLE 2-1

AUSTRON MODEL 2000CG LORAN-C
RECEIVER REAR PANEL MODIFICATIONS

	JACK	OLD LABEL	NEW LABEL	OLD TERMINATION	NEW TERMINATION
1.	J24	Phase Code	Start	J7-3C	J9-16F
2.	J23	1 kHz	Stop	J6-8C	J9-11F
3.	J22	10 kHz	X-Rate Blank Input	J6-9C	J8-12C
4.	J27	100 kHz	Freq. Std. Output 1 MHz	J6-10F	J9-3F
5.	J33	Ø/Shifted 1 MHz	No Change	J6-11C	No Change
6.	J34	GRP	1/2 GRR	J8-4F	J8-7F
7.	E15 (New)	Blank	Blink Alarm	Blank	J12-5C
8.	E8	10 μ s	M-LØ	J11-12F	No Change
9.	E7	100 μ s	CORR	J11-10F	No Change
10.	E14 (New)	Blank	Signal (Green)	Blank	J3-15F
11.	E13 (New)	Blank	Amplitude (Green)	Blank	J4-15F
12.	J38 (New)	Blank	TPC	Blank	Pin A to J12-C19 Pin B to J12-C20 Pin C to J12-C7 Pin D to J12-C16 Pin E to J12-F10 Pin F to J12-F20 Pin G to 20 VDC Pin H to Gnd Pin I to J12-F19 Pin J — Vacant


ONE COMPLETE BLINK INTERVAL 12 SEC

M X Y Z W



TIME ADDER W0703-01 NIN PULSE BLINK DETECTOR

Figure 3-2



NOTES:

1. SEE PARAGRAPH 5.8.2. FOR SELECTED COMPONENT CRITERIA.


SCHEMATIC, R. F. AMPLIFIER
FIGURE 3-3

REVISED 11-77

PCB #1





W0703 MODIFICATION





SCHEMATIC, R.F. AMPLIFIER
FIGURE 3-3

(FROM 3F)
G2P 0



SCHEMATIC, GRP DIVIDER
MODEL 2000C
FIGURE 3-4
REVISED 11-77

PCB 9A44



NOTE: ALL GATES ARE 5474000

SCHEMATIC, STANDARD INPUT
MODEL 2000C
FIGURE 3-5

REVISED 11-77

PCB #9

PCB2 | PCB3 | PCB4 | PCB7 | PCB8 | PCB10 | PCB12 |






Figure 3-6

RF GAIN CHANGE


W0703 MODIFICATION NOISE LIMITER





NOTE:
1) SEE PARAGRAPH 5.1, FOR
SELECTED COMPONENT CRITERIA.

SCHEMATIC, PHASE STROBE
MODEL 2200C, 2004
FIGURE 3-7

PCB #2
REVISED 11-77



SCHEMATIC, PHASE STROBE
MODEL 3000C
FIGURE 3-7




NOTES:
1. SEE PARAGRAPH 5.3.3 FOR
SELECTED COMPONENT CRITERIA.

SCHEMATIC, AMPLITUDE STROBE
MODEL 2000C
FIGURE 3-9

REVISED 11-77

PCRTU

S1 A/B MODIFICATION
 S4 MODIFICATION
 BLANKING POINT MODIFICATION



PHASE CODE
 2000C PCB-7
 FIGURE

3-11
 REVISED 11-77

PCB-7






Figure 3-13



TIME LADDER DIAGRAM PHASE LOCKED LOOPS AND
LOOP SIGNAL MULTIPLEXER


Figure 3-14




OUTPUT OF SIGNAL LIMITER AND DETECTOR

Figure 3-15


Figure 3-16






TIME LADDER DIAGRAM PHASE LOCKED LOOPS AND
LOOP SIGNAL MULTIPLEXER

Figure 3-17



(A)

Bi-Phase Decoded RF: 1 SENT




(B)

Bi-Phase Decoded RF: 0 SENT

BIT PHASE DETECTOR DECODED WAVEFORMS

Figure 3-18



CODE-CALL WIRING

FIGURE 4-1

CHASSIS CHANGES TO MODIFY

AUSTRON 2000C-1 TO A 2000C-2 RECEIVER

1. A new green binding post, jack E-16, has been added to the rear panel. It is labelled CALL and is internally connected to PCB12-18F. The Blink Alarm, jack E-15, has been relabelled to CODE and is internally connected to PCB12-5C.

OPERATING INSTRUCTIONS AND HOOKUP FOR

AUSTRON 2000C-2 RECEIVER

NINTH-PULSE COMMUNICATION PROVISION

1. The output of the Communication Blink card is available as a audio frequency signal at the rear panel binding posts labelled "CALL" and "CODE". The user should provide a SPDT switch and a 4 ohm speaker to connect to these outputs and ground, as shown below.
2. It is intended that the "CALL" output be monitored until the warbling signal is hear and then the speaker switched to the "CODE" output for the message. Upon the termination of the message, the speaker should be reconnected for the "CALL" function.

