

Massachusetts Institute of Technology

COMPUTATION BOOK

60

W-234 TIMING LOR-C

Cours

Used

Number

691

7

19

Massachusetts Institute of Technology

COMPUTATION BOOK

NAME	No.
William A. Cooper, ETC	258-7

W-23

Cours AN/FPN-41

Used from 14 March 1961, to

MASSACHUSETTS INSTITUTE OF TECHNOLOGY

COMPUTATION BOOK

GENERAL INSTRUCTIONS

In all work in which accuracy and ease of reference are important, much depends upon carrying out the computation in a systematic manner. The following instructions, taken from the *Engineering Department Figuring Book of the Allis-Chalmers Co.*, serve as a guide in this matter.

"All computations, of whatever kind, are to be made in these books, except in cases where special blanks may be provided for specific kinds of computation. Computations may be made in ink or pencil, whichever may be more convenient. Pencil figuring should be done with a soft pencil. All the work of computation should be done in these books, including all detail figuring."

"Each subject should begin on a new page, no matter how much space may be left on the previous page. The subject, with the date of beginning it, should be plainly written at the top of the first page of the subject."

"Work should be done systematically, and as neatly as consistent with rapidity. The books are, however, intended for convenience, and no unnecessary work should be done for sake of appearance only. Errors should be crossed off instead of erased, except where the latter will facilitate the work. Work should not be crowded. Paper costs less than the time which would be expended in attempting to economize space in making erasures."

"Where curves drawn on section paper (or sketches) are necessary parts of a computation, they should be pasted in the book, except where specifically otherwise provided for."

"Computations should be indexed, in the back of the book, by the person using the book."

TECHNOLOGY STORE
HARVARD COOPERATIVE SOCIETY, Inc.
40 Massachusetts Ave., Cambridge 39, Massachusetts

Hewlett Packard - Time Comparator
Model - 114 BR.

1-1. The comparator is used in making comparisons against the 1 second timing pulses (ticks) transmitted from WWV, (WWVH) or similar source of master pulse.

1-2. The instrument permits the addition of a controlled delay to the 1pps local clock tick from the time standard system, provides a simple means of measuring the time difference between the 1pps local clock ticks and master (WWV, etc) without requiring phase adj of 1 pps clock ticks.

1-3. The 1 second timing pulses (ticks) as transmitted by WWV normally consists of a 5 millisecond, 1000 cps sine wave (WWVH, 1200 cps), with exact time represented by the leading edge of the pulse. This signal is displayed on the scope using a sweep generated in the comparator (continued → Pg 2) over


1-4 Comparator 114BR (cont.)

The comparator introduces time delays in multiples of 1 millisecond up to 1000 msecs. The 4 sweep times available are 1000, 100, 10 and 1 millisecond. Any one cycle of WWV may be displayed on the screen when using the fastest sweep (1ms). Ten intensity markers are displayed on all sweeps to aid in time calibration. On the fastest sweep (1ms) range the markers occur at 100 μ s intervals and the WWV waveforms are modulated by a synchronized 50 kc square wave pulse with each dash and space equal to 10 μ s. The time interval between the clock ticks and a selected reference point on the WWV ticks can therefore be obtained to the nearest millisecond from the comparator front panel settings and to the nearest 10 μ s from the oscilloscope interpolation.

1.5.

The comparator is normally used in a system concept consisting of a precision oscillator, a clock frequency divider, a clock and an oscilloscope, such as in drawing 1-5a.

Figure 1-5a.



1-6 The clock keeps correct time indefinitely, if the precision oscillator driving it maintains its exact nominal value. With the comparator in the system, fast and accurate time checks can be made daily. Time error is recorded in a system log and serves as a correction figure to bring the clock tick into coincidence, or near coincidence with the WWV ticks. The data thus accumulated over a period of weeks and months may be used to determine the long drift of the precision oscillator.

1-7 Basic operation (Hewlett Packard) Comparator Model 114BR

The comparator measures the time interval between a 1 pps master tick from a master timing source and a 1 pps tick from a local clock.

Basically, the comparator consists of a preset counter, sweep generator, gate control, Y-axis gate, Z-axis gate and a multiplier circuit.

An external oscilloscope serves as an indicator.

The sweep generator provides a continuous sweep saw tooth voltage to the oscilloscope X-axis. An input 1 kc pulse train to the comparator is multiplied to 50 kc; the 50 kc signal, controlled by the Z-axis gate, serves as the oscilloscope unblanking signal.

The Y-axis gate controls the application of the master ticks to oscilloscope vertical axis.

The local clock tick is delayed by the preset counter, whose output triggers the gate control at a 1 pps rate. When Y- and Z-axis gates are opened by the gate control the sweep is unblanked, thus allowing presentation of the master tick. By adjusting the


time delay and sweep speed, the master tick can be displayed in expanded form.

Ten intensity markers are available on each sweep speed to aid in time calibration. The time interval between the occurrence of the master and local ticks is equal to the delay time inserted by the preset counter pulse the time between the start of the oscilloscope sweep and a reference point on the master tick.

SYSTEM LOG

		SUPPLY				OSCILLATOR												CLOCK				RADIO	
DATE	TIME	BATTERY	BATTERY	BATT CHK	OUT PUT E	OUT I	OSC OUT	IP1	IP2	IP3	IP4	IP5	IP6	IP7	SUPP	CIRCUIT CHECK				TIME REFERENCE		RECP COND	
		VOLTAGE	CURRENT													BATT LOAD	BATT LOAD	100 K	10 K	1K	CLK CURRENT		MILL- SEC
2/26	1345	28		90me	135	39	60	80	105	101	95	100	20	17	6.2	8.3	6.5	6.8	6.7	736	593	Fair	

REMARKS: Measurements made at zero crossing of the second cycle at center vertical graticule of scope.



$\frac{\Delta f}{f}$ = average frequency error.

$$\frac{\Delta f}{f} = \frac{(t_2 - t_1)}{\text{Day}} \times \frac{1 \text{ Day}}{8.64 \times 10^6 \mu s}$$

Time Reference (milliseconds)

754
752
750
748
746
744
742
740
738
736
734

• CUH

• WWV

0 5 10 15 20 25

Elapsed Time (Days)

Time Comparison Chart

Readings made
at 1406 WWV
and 1405 CUH

		WWV		CUH	
Month Day		Time Reference		Time Reference	
		Msec	Msec	Msec	Msec
Feb 26	0	736	593	739	346
27	1				
28	2				
29	3				
M 1	4				

PROJECT W-234: LORAN-C STANDARD TIME TRANSMISSION

PROJECT REQUIREMENTS

① AN/FPN-41 & FPN-42 equipment

(a) Provide a 100kc phase shifter in the output lead from the 100kc osc of the AN/URQ-11. This phase shifter to be geared to suitable dials of sufficient accuracy to be hand set to ± 1 in 0.02 μ sec. Suitable amplifier & emitter followers to be provided so output of phase shifter can be fed back to the 41 timer & drive the hp-113 BR frequency divider and clock. Power for phase shifter & hp-113 BR clock to come from hp-724 BK standby power supply.

(b) Provide means so the clock output (positive 3 μ sec clock pulse from 113 BR clock) can be used to reset the timer divider and with the same code each time it is reset.

(c) Provide means to transmit a master pulse once per sec (as timed to drive clock pulse) and to occur 2.000 μ sec before the 1st pulse of the master group (rate 50).

(d) Coincidence alarm circuit to be built to indicate timer #1 & #2 not tracking together

② AN/FPN-38 timer

(a) Provide means for setting the timer with a 2 sec (reproducible) pulse from hp-113 BR clock so can reset timer if jump occurs or timer goes out (ie reset all timer) back to a common reference & thus the master group will appear on the scope (in its service area) in the same relative position as it was before jump. (rate 50)

(b) Alarm circuitry such that can determine when all timer is not tracking operate timer to ± 1 in 100 μ sec.

(c) Want this by 1 July, 1962 for 7th European Chain.

③ Monitor Function

(a) For FPN-41 stations want to be able to monitor & cross monitor clocks #1 & #2 timer #1
clocks #2 timer #2

(b) For FPN-38 want to monitor same as above.

(c) Time comparison monitoring:

FPN-41 Provide non function to get signal from WWV rec to time Comparator (hp-114 BR Comparator & to hp-160 scope. No WWV mon for FPN-38 station

Summary of progress to 3/19/62: (AN/FPN-41)

① See p 22 and 23 for the block diagram of the proposed system to select a trigger for transmitting the "standard" second pulse. This pulse is to be transmitted in the 2nd interval, 2000 μ sec ahead of the first pulse of the master group occurring just after (and nearest to the time of the standard second). The scope circuits to accomplish this are shown further on in this notebook


② The 3 μ sec pulse from the hp-113 BR clock will be used to generate a normal divider clear/reset pulse thru the existing 2021 divider clear/reset generator - various methods of inserting this pulse have been attempted with the following results (see page 26)

(a) injecting the 3 μ sec pulse directly on the thyatron (ie pin 1 of V-18 in the divider drawer) without disconnecting the normal signal from V10B causes the desired reset but does not assure positive reset each time - the connecting of the 3 μ sec pulse input cable to pin 1 causes the normal signal from V10B to be attenuated (ie shorted thru low R of cable) and allows the 3 μ sec pulse to fire the 2021 - then when the 3 μ sec pulse input is removed, normal trigger pick up the correct reset - however, the amplitude of the 3 μ sec pulse, thru about 24 feet of RG-59 B/U cable, at pin 1 is about 20 VOLTS and is not sufficiently large to insure positive triggering of the 2021 - It is felt that if the amplitude of this pulse can be increased to the neighborhood of 50 to 100 VOLTS, that positive reset/clear generation can be accomplished at the desired time and each time. (see p. 17)


(b) Several methods of increasing this 3 μ sec pulse amplitude have been investigated including the use of a "one shot" multivibrator, blocking oscillator and trigger amplifier - design of such devices must include consideration of pulse delay (with respect to 3 μ sec pulse input) and pulse rise time. These both must be kept to a minimum to retain desired timing of divider reset with the input 3 μ sec clock pulse - The "one shot" and blocking oscillator circuits around

EF Board

#1 Phase shift amp. MN shift FFD-38



Suggested 100K amp to operate on VARIOGON & shifter output



Suggested circuit for final transistor type

2N189

2N190

2N191

2N192

It are shown on pages 26 and 27.

(Continued on page 18)


W234-

Phase I

Three cables to be run from HP clock to vicinity of V18 in sync drawer (RPN-41) chassis, 3 usec. pulse from clock to V18.

Cables to be exact length in feet and inches.

Cables checked and made 24', 3 3/4 inches length.



Phase II.

Outline of setup as follows.

- ① 3 usec pulse from clock fed to grid of V18 in sync divider drawer as per above drawing.
- ② Direct coupling to grid side of R-172 in drawer.
- ③ Voltage, amp and speed shown in Figs 1, 2 & 3 of pages 20 & 21.

Summary to 3/19/62 (cont):

③ A block diagram of the proposed 100Kc phase shifter and associated amplifier/emitter followers, etc to be placed between the 100 Kc osc (URQ-11) and the clock/timer, is shown on page 28.

Requests for quotations on suitable phase shifters as well as ~~the~~ complete packages including dial read out, etc; have been sent to several manufacturers. Results of these responses are filed in the project folder. Design of a transistorized amplifier to be used in this project is shown on page 16 & 28. Further specific design will proceed when desired phase shifter is procured.

④ Information in this work-book prior to page 14 includes notes on familiarization with the Hewlett-Packard 113-BR divider/clock, 114-BR time comparator, 724-BR stand-by power supply and 160 oscilloscope. The charts shown will be used later to keep a record on oscillator/clock stability.

⑤ Block layout of the approximate timer room layout at Carolina Beach is shown on p 30.

The proposed monitor function dist. board is shown on page 30.

⑥ As a result of the meeting in H.Q. on 23 FEB 1962 - the following are the AN/FDV-38 requirements (BY 1 JUL 1962)

① Provide re-set facilities from clock (as per FAN-41) - except pulse occurs ex 2 sec

② Provide for use on rate SLO

③ No 100Kc phase shifter; no time comparator; no wav receiver; no transmission of the standard second pulse

④ Alarm system so that can tell when 100 use when open & stand by timer not tracking. (TURN TO. PAGE 33) →

2/28/61

Mock set up normal operating currents:

Crystal oscillator CW 35044 type
with one normal out put J1401 meter readings
as follows:

I _P	osc out	60 μ amp.
	Pos 1	80 μ amp.
	Pos 2	100 μ amp.
	Pos 3	100 μ amp.
	Pos 4	95 μ amp.
	Pos 5	100 μ amp.

Two outputs (one to mock up readings are
as follows: (J1402)

osc out	45 μ amp
Pos 1	80 μ amp
Pos 2	100 μ amp
Pos 3	100 μ amp
Pos 4	95 μ amp
Pos 5	104 μ amp.


W-234. Less or attenuation in trigger cable.

All cable 2.4 feet, $3\frac{3}{4}$ inches long.

Test #1. Rg-62B/U coaxial cable.

Pos. tick from H06-113BR clock
fed into grid pin 1 of V18-2D21 to
AN/FPN-41 trigger chain.


90V



1 μs per CM

Test 2. Rg 59B/U

72V




1 μs per CM

No appreciable diff in
#1 & 2 cables.

Below 0.3 μs
delay acceptable

Fig #3 RG-58C


FIG. 3




Notes:

Probe used P6033 attenuation 10X.



All waveforms made at P1 (grid) of V18 (2D21)



Standard Second Xmitter Trigger 2000us ahead of First Master Group




+20 Circled & Second Trigger Selection

BLOCK DIAGRAM OF $\frac{1}{4}$ P.R.R. BST

ONE SHOT MV FOR GATING WAVEFORM
INTO "ONE SEC TRIGGER SELECTOR"

ONS 540T M✓




ONE SHOT TO GET HEALTHY RESET TRIGGER
INTO DIVIDER RESET/CLEAR GENERATOR


COMMENTS

- ① Sacrifice output amplitude in attempt to achieve short rise time of output pulse with negligible delay.
- ② Load resistor on normally conducting half of tube (2W) gets very hot - circuit too inefficient to be used as desired.

DIVIDER RESET/CLEAR (PROPOSED)




① BLOCK DIAGRAM OF PROPOSED 100KC. + ϕ SHIFTER




② SCHEMATIC OF 100 KC TRANSISTORIZED AMP (100KC) ABOVE (see page 54)

APPROX: Carolina Beach timer room
set up:




Proposed individual racks arranged



USE
6"
RACK

0'-10"
1'-0"
0'-7"
0'-6"
0'-3 1/2"
1'-1/4"
0'-6"
2' - 32 3/4" = 5'




W-234 (cont):

3-19-62: DIVIDER RESET PROBLEM (CONT)


① Observed the FPN-41 operation of the blocking oscillator in the synch filter-A and the "trigger amplifier" in the time sharing chassis to see if applicable to reset pulse from clock - interested in rise-time and delay perturbations.

② Signal into B.O. (disconnected) on input side of coupling capacitor C_2




$$R_t \approx 4 \mu\text{sec}$$

③ Reconnected C_2 to input of B.O. and observed waveform on input side of C_2 with B.O. functioning




$$R_t \approx 3 \mu\text{sec}$$

④ Measured output (positive going) pulses from B.O.



(EXPANDED)



This type of circuit should perform to adequately boost the amplitude of the 3μsec clock pulse for firing the divider reset/clear thyatron (~~reset/clear~~)

Continuing to work with the $\frac{1}{4}$ P.P.R. Beam Switch Tube and associated circuitry to give us the start of the basic waveforms in the "standard record" trigger selection circuitry - now have BST firing properly on the $\frac{1}{2}$ PPR. And intend now to construct a suitable $\frac{1}{4}$ PPR flip-flop so can drive BST as desired.

[illegible]

delay of ^{OUTPUT} pulse with respect to time ϕ (sweep start) $\approx 3 \mu\text{sec}$
 delay of input pulse with respect to time ϕ (" ") $\approx 0.5 \mu\text{sec}$
 rise time of output pulse (0 to +60 VOLTS) $= 0.5 \mu\text{sec}$
 " " " " (0 to 110 VOLTS) $= 1.5 \mu\text{sec}$

delay of output pulse with respect to time t (swing start) $\approx 1.2 \mu\text{sec}$
input pulse delay " " " " " " $\approx 0.5 \mu\text{sec}$

rise time of the output pulse (0 up to +60 volts) = 0.5 μ sec
 " " " " " (0 up to +110 volts) = 1.5 μ sec

3-20-62: Fabricated and bench tested the blading oscillator
3-21-62 on adjacent page - unable to properly test on timer
due to "blocky" proper work on equipment -

Hand-drawn circuit diagram on graph paper. The circuit features two integrated circuits, 5814A and 5814B, both labeled as 4M 50pF. The 5814A is connected to a 1M resistor and a 4M resistor. The 5814B is connected to a 4M resistor and a 50pF capacitor. The output of the 5814B is a square wave labeled 'out.' with a frequency of 48,000 (98,000) FLIP-FLOP. The input is labeled 'IN' and the output is labeled 'OUT'. The power supply is labeled '0 + 300V' and '-18 to -25V'.

62: An alternate method to inject the one second standard pulse 2000 usc ahead of the master first pulse using the hp-113B clock information circuit is proposed on the attached sheet (next page) - this system, if it works, will be much less ~~to~~ complex than the proposal on page 22 and 23 -

U-234 ALTERNATE PROPOSAL

① Assume the standard second pulse is on the air 2000 mcs ahead of the first master pulse.

(a) Naval observatory monitors the local (master) transmissions and accounting for the predicted delay of the received pulse group, determines the master station oscillator drift rate with respect to the observatory standard oscillator.


(b) Corrections to the master station oscillator are sent from the naval observatory and eventually the pulses received at the naval observatory exhibit some drift rate (+ & -) such that the mean is approx zero.

(c). After the drift rate is established and compensated for by corrections, the master group of pulses (and the transmitted standard second pulse) will appear on the naval observatory scope displaced by some amount of time from the occurrence of the standard second as determined by the WWV clock. This displacement will include the travel time from the master station and some additional (or less) time which will be the error in time between the time of transmission of the standard second at the master station and the true time of the standard second at the master station.

U-234 (cont)

3/22/62 (cont): --

This method (opposite page) should require some electronics going into ONLY the divider (injection of reset), the transmitter driver (injection of a trigger and addition of a waveform to LSTS) and the switched attenuator (addition of waveform to LSTS)



delay phan #1: located in XMITR driver chassis (?) - to have a variable trailing edge ($\pm 500 \mu\text{sec}$) - to be triggered by a positive going pulse either from the clock direct or through the blocking oscillator already built.

delay phan #2: Also can be located in XMITR driver chassis (?) - to have a variable trailing edge adjustable to $\pm 100 \mu\text{sec}$ and to have a sharp fall time on trailing edge - triggered as delay phan #1 above.

one shot M.I.: To be located in ~~the~~ under drawer - to be triggered by a NEG pulse and put out a POSITIVE pulse to RESET SWITCH.

Before starting to construct the above plan to do the following as soon as timer is available

① Try to accomplish positive divider reset with clock pulse thru blocking oscillator as originally proposed in order to determine if this type reset is OK (since same principle is going to be used in this new proposal) } cont.

(d) When the amount of correction in ~~the~~ time is determined for the master station to transmit the standard second pulse at exactly the time of occurrence of the standard second, the master station will be directed to advance (or retard) the 100kc phase shifter (between a/c and clock/timer) by the necessary amount. This should bring into coincidence the master station standard second transmission and the actual time of the standard sec @ the master station.


② At the master station, the time of occurrence of the "3usec" 113BR clock pulse can be compared easily, to within 100 usec, with the time of receipt of the WWV time ticks using the hp-time comparator. The dual trace capability of the hp-160 scope will permit time measurements between two waveforms to a higher degree of accuracy.

③ It is now proposed to simplify the method of inserting the one second transmission trigger 2000 usec ahead of the 1st master pulse (i.e. time of divider reset). This will cause the divider reset circuitry to change also from the earlier proposal. The new

W-234 (cont)

3/22/62 (cont) : --

This method (opposite page) should require some electronics going into ONLY the divider (injection of reset), the transmitter driver (injection of a trigger and addition of a waveform to LSTS) and the switched attenuator (addition of waveform to LSTS)



delay phan #1: located in XMITR driver chassis (?) - to have a variable trailing edge (± 500 usec) - to be triggered by a positive going pulse either from the clock direct or through the blocking asallata already built.

delay phan #2: Also can be located in XMITR driver chassis (?) - to have a variable trailing edge adjustable to ± 100 usec and to have a SHARP fall time on trailing edge - triggered as delay phan #1 above.

one shot M.I.: To be located in ~~the~~ divider drawer - to be triggered by a NEG pulse and put out a POSITIVE pulse to RESET SWITCH.


Before starting to construct the above plan to do the following as soon as timer is available

① Try to accomplish positive divider reset with clock pulse thru blocking asallata as originally proposed in order to determine if this type reset is OK (since same principle is going to be used in this new proposal) } cont.

proposal is as follows:

② since we have the capability of continuously phase shifting the hp-113BR clock outputs with respect to the 100KC driving the clock, we can move the 3us clock pulse (or any pulse output) any desired amount. Since we do not use any time information from the clock (other than to assure ones) a delay of 1000 us of the clock pulse with respect to the time of the standard second will be of little or no consequence.

③ This proposal, therefore to operate on the positive 3us clock pulse in the following manner:




The 3us clock pulse will go to two delay phantoms (and perhaps through a

W-234 (cont)

3/22/62 (cont):

This method (opposite page) should require some electronics going into ONLY the divider (injection of reset), the transmitter driver (injection of a trigger and addition of a waveform to LSTS) and the switched attenuator (addition of waveform to LSTS)



delay phantom #1: located in XMTTR driver chassis (?) - to have a variable trailing edge (± 500 us) - to be triggered by a positive going pulse either from the clock direct or through the blocking oscillator already built.

delay phantom #2: Also can be located in XMTTR driver chassis (?) - to have a variable trailing edge adjustable to ± 100 us and to have a sharper fall time on trailing edge - triggered as delay phantom #1 above.

one shot M.I.: To be located in ~~divider~~ divider drawer - to be triggered by a NEG pulse and put out a POSITIVE pulse to RESET SWITCH.

Before starting to construct the above plan to do the following as soon as timer is available

① Try to accomplish positive divider used with clock pulse thru blocking oscillator as originally proposed in order to determine if this type reset is OK (since same principle is going to be used in this new proposal) } cont.

blocking asc. first to gain pulse amplitude. Phanstion N^o1 will produce a positive going waveform of approximately 1000 μ sec duration and with an adjustable trailing edge ($\pm 500 \mu$ sec) - This will be added to LSTS

Phanstion N^o2 will produce a positive going waveform of very close to 1000 μ sec in duration and with control of the trailing edge to up to about 100 μ sec. The trailing edge fall will be very rapid.


The trailing edge of phan #2 will be differentiated and applied as a negative trigger to the local multipulse train in the transmitter driver. This will become the "standard second pulse" trigger. This trailing edge will be used to trigger, also, a one-shot multivibrator or blocking oscillator.

The leading edge of the above one-shot will be differentiated and applied as the divider reset trigger (thru a push button switch) to the divider reset/clear generator in the divider drawer. The timing between the negative "std. sec" trigger and this reset trigger will have to be LESS than $\pm 5 \mu$ sec

W-234 (cont)

3/22/62 (cont): --

This method (opposite page) should require some electronics going into ONLY the divider (injection of reset), the transmitter driver (injection of a trigger and addition of a waveform to LSTS) and the switched attenuator (addition of waveform to LSTS)



delay phanstion #1: located in XMITR driver chassis (?) - to have a variable trailing edge ($\pm 500 \mu$ sec) - to be triggered by a positive going pulse either from the clock direct or through the blocking oscillator already built.

delay phanstion #2: Also can be located in XMITR driver chassis (?) - to have a variable trailing edge adjustable to $\pm 100 \mu$ sec and to have a sharp fall time on trailing edge - triggered as delay phan #1 above.

one shot M.I.: To be located in ~~divider~~ divider drawer - to be triggered by a NEG pulse and put out a POSITIVE pulse to RESET SWITCH.

Before starting to construct the above plan to do the following as soon as timer is available

① Try to accomplish positive divider reset with clock pulse thru blocking oscillator as originally proposed in order to determine if this type reset is OK (since same principle is going to be used in this new proposal) } cont.

blocking osc. just to gain pulse amplitude. Phaseston N^o2 will produce a positive going waveform of approximately 1000 μ sec duration and with an adjustable trailing edge ($\pm 500 \mu$ sec) - This will be added to LSTS

Phaseston N^o2 will produce a positive going waveform of very close to 1000 μ sec in duration and with control of the trailing edge to upon about 100 μ sec. The trailing edge fall will be very rapid.


The trailing edge of phas #2 will be differentiated and applied as a negative trigger to the local multipulse train in the transmitter driver. This will become the "standard second pulse" trigger. This trailing edge will be used to trigger, also, a one-shot multivibrator or blocking oscillator.

The leading edge of the above one-shot will be differentiated and applied as the divider reset trigger (thru a push button switch) to the divider reset/clear generator in the divider drawer. The timing between the negative "std. sec" trigger and this reset trigger will have to be LESS than $\pm 5 \mu$ sec.

W-234 (cont)

3/22/62 (cont): --

This method (opposite page) should require some electronics going into ONLY the divider (injection of reset), the transmitter driver (injection of a trigger and addition of a waveform to LSTS) and the switched attenuator (addition of waveform to LSTS)



delay phaseston #1: located in XMITR driver chassis (?) - to have a variable trailing edge ($\pm 500 \mu$ sec) - to be triggered by a positive going pulse either from the clock direct or through the blocking oscillator already built.

delay phaseston #2: Also can be located in XMITR driver chassis (?) - to have a variable trailing edge adjustable to $\pm 100 \mu$ sec and to have a SHARP fall time on trailing edge - triggered as delay phas #1 above.

one shot M.I.: To be located in ~~divider~~ divider drawer - to be triggered by a NEG pulse and put out a POSITIVE pulse to RESET SWITCH.

Before starting to construct the above plan to do the following as soon as timer is available

① Try to accomplish positive divider reset with clock pulse thru blocking oscillator as originally proposed in order to determine if this type reset is OK (since same principle is going to be used in this new proposal) } cont.

to insure that the proper 100Kc transmitter trigger is selected in the transmitter driver. If this can be done, then the transmitted "std second" pulse will occur exactly 2000 μ sec ahead of the first master pulse and at the approx time of divider reset.

CONTROL →

By adjusting the trailing edge of the delay phasestron #1 waveform, the added LSTS interval can be controlled to insure proper operation of the switched attenuators.

By adjusting the trailing edge of the $N^{\circ} 2$ delay phasestron waveform, the standard second transmission can be inserted to properly occur 2000 μ sec ahead of the first master transmission.


By adjustment of the 100 Kc phase shifter (hetero osc & timer block), the relative position of the master group; standard second transmission, & all associated waveforms can be shifted together and steered to the exact time of the standard second.

By adjustment of the ϕ shifter on the 113B2 each, the one second pulse transmission (& LSTS added waveform and reset trigger) can

W-234 (cont)

3/22/62 (cont): --

This method (opposite page) should require some electronics going into ONLY the divider (injection of reset), the transmitter driver (injection of a trigger and addition of a waveform to LSTS) and the switched attenuator (addition of waveform to LSTS).



delay phasestron #1: located in XMTR driver chassis (?) - to have a variable trailing edge ($\pm 500 \mu$ sec) - to be triggered by a positive going pulse either from the clock direct or through the blocking ascellata already built.

delay phasestron #2: Also can be located in XMTR driver chassis (?) - to have a variable trailing edge adjustable to $\pm 100 \mu$ sec and to have a sharp fall time on trailing edge - triggered as delay phasestron #1 above.

one shot M.I.: To be located in ~~the~~ under drawer - to be triggered by a NEG pulse and put out a POSITIVE pulse to RESET SWITCH.

Before starting to construct the above plan to do the following as soon as timer is available

① Try to accomplish positive divider reset with clock pulse thru blocking ascellata as originally proposed in order to determine if this type reset is OK (since same principle is going to be used in this new proposal) } cont.


be shifted independent of normal timer operation and normal ^{master} group position. The one second pulses will shift in even 10 usec steps - divider used will be continuously shifted.

After moving the one second pulses transmitted anyplace in any interval, the divider can be "push-button" reset and the one sec pulses will fall back in 1000 usec ahead of the first master pulse -

W-234 (cont)

3/22/62 (cont): --

This method (opposite page) should require some electronics going into ONLY the divider (injection of reset), the transmitter driver (injection of a trigger and addition of a waveform to LSTS) and the switched attenuator (addition of waveform to LSTS)



delay phan #1: located in XMITR driver chassis (?) - to have a variable trailing edge (± 500 usec) - to be triggered by a positive going pulse either from the clock direct or through the blocking asallata already built.

delay phan #2: Also can be located in XMITR driver chassis (?) - to have a variable trailing edge adjustable to ± 100 usec and to have a SHARP fall time on trailing edge - triggered as delay phan #1 above.

one shot M.I.: To be located in ~~the~~ divider drawer - to be triggered by a NEG pulse and put out a POSITIVE pulse to RESET SWITCH.


Before starting to construct the above plan to do the following as soon as timer is available

① Try to accomplish positive divider reset with clock pulse thru blocking asallata as originally proposed in order to determine if this type reset is OK (since same principle is going to be used in this new proposal) } cont.

W-234 (cont)

3/22/62 (cont) : --

This method (opposite page) should require some electronics going into ONLY the divider (injection of reset), the transmitter driver (injection of a trigger and addition of a waveform to LSTS) and the switched attenuator (addition of waveform to LSTS)



delay phan #1: located in XMITR driver chassis (?) - to have a variable trailing edge ($\pm 500 \mu\text{sec}$) - to be triggered by a positive going pulse either from the clock direct or through the blocking asallata already built.

delay phan #2: Also can be located in XMITR driver chassis (?) - to have a variable trailing edge adjustable to $\pm 100 \mu\text{sec}$ and to have a sharp fall time on trailing edge - triggered as delay phan #1 above.

one shot M.I.: To be located in ~~the~~ divider drawer - to be triggered by a NEG pulse and put out a positive pulse to RESET SWITCH.

Before starting to construct the above plan to do the following as soon as timer is available


① Try to accomplish positive divider used with clock pulse thru blocking asallata as originally proposed in order to determine if this type reset is OK (since same principle is going to be used in this new proposal)

} cond.

W-234 (cont)

3/22/62 (cont) : --

This method (opposite page) should require some electronics going into ONLY the divider (injection of reset), the transmitter driver (injection of a trigger and addition of a waveform to LSTS) and the switched attenuator (addition of waveform to LSTS)




delay phan #1: located in XMITR driver chassis (?) - to have a variable trailing edge ($\pm 500 \mu\text{sec}$) - to be triggered by a positive going pulse either from the clock direct or through the blocking ascellata already built.

delay phan #2: Also can be located in XMITR driver chassis (?) - to have a variable trailing edge adjustable to $\pm 100 \mu\text{sec}$ and to have a sharp fall time on trailing edge - triggered as delay phan #1 above.

one shot M.I.: To be located in ~~transmitter~~ divider drawer - to be triggered by a NEG pulse and put out a positive pulse to RESET SWITCH.

Before starting to construct the above plan to do the following as soon as timer is available

① Try to accomplish positive divider reset with clock pulse thru blocking ascellata as originally proposed in order to determine if this type reset is OK (since same principle is going to be used in this new proposal) } cond.



(2) That the injection of LSS can be conveniently done via XMMR driver and switched attenuator without feeding back thru tuner

(b) That the "std sec" trigger injection is properly done to avoid adverse feed back

(c) That the new circuit can be inserted in existing timer drawers as desired and avoid adverse heating & crowding effects - to keep signal paths to a minimum - etc.

The various BNC connectors and fitting arrived for the monitor functions came in today and the monitor panel has been ordered cut to spec. This work will not proceed until can get back on the time next week - also investigation continuing on suitable delay mechanism for use in the new proposal (last page).

3/23/02.


Investigation of available space in the AN/FMN-41 toner indicates that all of the associated electronics in this new proposal for std. rec insulation and rec'd (ie batt #1 & #2 delay phenomenon, one std M.V., etc) would best fit into the transmitter driver drawer. The "red" push button will go either on the front of the "driver drawer" or on front of the "transmitter driver drawer".

The proposed monitor panels and their interconnection diagram between towers #1 & #2 are shown on the adjacent (+) page.

Mounted monitor panel in 15x15 (11x11) rack and made up several hard BNC patch cords for use on the. Made up "test panel" ready for mounting -

3/26/62: Timers tied up with "blink" tests - proceeding with the monitor panel installation & hook up.
Running 100mc from URQ-11 to clock (with snafu cable slack to permit connection to phase shifter in the future) - also running separate 115v ac from URQ-11 power to prevent overload of timer room strip receptacles.

Commenced wiring in the proposed blocking oscillator (see 34) to furnish a positive trigger thru a momentary contact switch to the 2021 in the divider chassis. The purpose of this test will be to see if the positive pulse actually will properly reset the timer divider. - The blocking oscillator will be triggered from the positive (3 usec) clock pulse (1 sec per) out of the HP-113-BR divider/clock.




3/27/62: Attempted to reset the tumor divider (FNU-41) using the above methods - ran into trouble as follows:

① As long as the initial (existing) divider reset is displaced appreciably (ie more than 20 to 30,000 μ sec), it is possible to reset the divider (spontaneously) to within $\pm 1,000 \mu$ sec. But as soon as the existing reset comes to within 20,000 μ sec or so of the clock pulse, then it is impossible to reset the divider - ie Random reset occurs -

© A closer look at the timer divider shows that random reset will be the rule and not the exception with the above proposed method -- i.e., depending on what part of the divider count that you reset will depend the time relation of actual reset as compared to the time of the clock pulse used to reset -

↓
(over)



- ① Just before the "reset button" is pushed, the divider is going "divider clear" pulses (ie divider clear / reset gen.)
- ② On pushing the reset button, a positive going waveform is applied to the "AND GATE" and the "4, F.F." and the

③ With the "gate" opened, the positive clear pulses can reach the "AND GATE" and thus get through since a (+) going waveform is also present at the gate. This positive clear pulse (i.e., the first one after reset button is pushed) goes on to FF #2.


④ F.F. #2 then changes state (div to + clear pulse above) and provides an inhibitory waveform to block the 100% input to the divider - i.e. turns divider OFF.

⑤ The divider should now have been cleared, reset and stopped waiting for a signal to continue counting out.

③ When the clock pulse "is received on the second, FF #2 changes state and here is permitted to enter the divider and divider continues counting but now reset to new time & — the one second clock pulse also cause "GATE" to close & the new clear pulses are blocked.

3/27/62 (CONT): CONCLUSION: On discussion of the problem with Mr. Manny and Mr. Flandus, the conclusion was reached that ~~the~~ the direct method of divider reset will not work properly and assure a reset close enough to time ϕ to be considered a good coarse reset. It was further concluded that the only positive way to insure a good divider reset would be to stop the divider chain - set everything to zero and then start the divider on receipt of a reset pulse train -

The following is proposed to accomplish a usable, coarse divider based using a positive pulse from the 113BR clock:



Refer to waveforms on the opposite page to see how the above circuit operates:

① "divisor clear" (+going) and "one second clock pulse" (from HP-113BR clock) are continuously fed into the circuit:

② The output is an inhibiting waveform going to the 100 kHz BST driver (proposed) to control starting and stopping of divider chain.

③ The "push to reset" button just grounds the grid of the tube to turn it OFF & produce a (+) going wave form.

100KC BST-DRIVER (FF) & WAVEFORMS.

PIN #6
BST driverPIN #1
BST driverDIVIDER
RESETTARGET ϕ
100KC BST

① At the time of divider reset, the beam is formed on spade #9 of the 100KC-BST and immediately shifted to spade #0 by the positive going output from pin #6 applied to odd switching grid of the BST. The beam will stay on spade zero (with negative target zero output) until the signal from pin 6 goes negative (at some time from one to 10 μ sec later) at which time the beam is switch to spade #1 & the target zero output goes positive.

P2 (div-1)
② Will want to hold the plate (pin 6) of the BST driver POSITIVE immediately upon the reset so that the BST will hold with the beam formed on target ϕ - i.e. can hold waveform positive(?) at point where divider reset enters.

L=0,


W-234 (CONT).

3/28/62

Investigated the FPN-41 divider, 100KC BST driver and its action upon normal reset of the divider chain. A discussion of the action and the proposed necessary "inhibit" waveform to stop the divider immediately upon reset is shown on the opposite page -

Proceeding with design and breadboard of this new method to obtain "one second" timed, timer reset.

Investigating the FPN-41 local selected, multipulse trigger coming into the transmitter drive chain to determine their time relation with LSTS and their characteristics so that similar waveforms of trigger can be developed for the "standard" trigger insertion.



These are the negative transmitter triggers (at input to XMTR DRIVER) in FPN-41

Timing of LSTS w/resp to XMTR triggers is shown.

Re: page 42 and new divider reset scheme - investigate now the possible use of all negative logic to simplify gates and flip-flops -

Called Mr STOBBE at Nilsen Mfg Company in regards to their telegram for info. on the 100KC phase shifter and mechanical package - see long distance phone call sheet -

③ At the time of the clock timing pulse, we will want the inhibit pulse to be removed and one of the two additional actions to take place:

(a) remove the positive inhibit pulse from the grid of the "A" side (pin 2) and let the next 100Kc (negative) trigger cause the "A" side to cut off (and thus allowing the plate (pin 1) to go positive) and the plate of the "B" side (pin 6) to go negative - thereby switching the beam from spade 0 to spade 1 - etc for normal continuation of divider function

(b) or remove the positive inhibit pulse as discussed above and at the same time, hit the "B" plate (pin 6) with the negative going half of the #2 FF. causing immediate switching action of the BST from spade 0 to spade 1 - this may not be desirable & injection of the negative waveform from #2 FF. could interfere with normal BST & divider operation

$t=0$


W-234 (CONT)

3/28/62

Investigated the FPN-41 divider, 100Kc BST driver and its action upon normal reset of the divider chain. A discussion of the action and the proposed necessary "inhibit" waveform to stop the divider immediately upon reset is shown on the opposite page -

Proceeding with design and breadboard of this new method to obtain "one second" timed, timer reset.

Investigating the FPN-41 local selected, multipulse trigger coming into the transmitter drive chain to determine their time relation with LSTS and their characteristics so that similar waveforms of trigger can be developed for the "standard second" trigger insertion.



These are the negative transmitter triggers (at input to XMTR DRIVER) in FPN-41



Timing of LSTS w/resp to XMTR trigger is shown.

Re: page 42 and new divider reset scheme - investigate now the possible use of all negative logic to simplify gates and flip-flops -

Called Mr. STOBBE at Milson Mfg company in regards to their telegram pr iso. on the 100Kc phase shifter and mechanical package - see long distance phone call sheet -

W-234 (CONT)


3/28/62



Investigated the FPN-41 divider, 100kC BST driver and its action upon normal reset of the divider chain. A discussion of the action and the proposed necessary "inhibit" waveform to stop the divider immediately upon reset is shown on the opposite page -

Proceeding with design and breadboard of this new method to obtain "one second" timed, timer reset.

Investigating the FPN-41 local selected, multipulse trigger coming into the transmitter driver chain to determine their time relation with LSTS and their characteristics so that similar waveforms of trigger can be developed for the "standard second" trigger invention.




These are the negative transmitter triggers (at input to XMTR DRIVER) in FPN-41

Timing of LSTS w/resp to XMTR triggers is shown.

Re: page 42 and new divider reset scheme - investigate now the possible use of all negative logic to simplify gates and flip-flops -

Called Mr STOBBE at Nilsen Mfg Company in regards to their telegram pr info. on the 100kC phase shifter and mechanical package - see long distance phone call sheet -

Blocking Oscillator Circuit (revised):



C₂: (1) as large as possible to minimize the voltage change during the pulse and permit the transformer to determine pulse width

(2) return to ground to get ~ 10% decrease in pulse width

R₄: (1) maybe as low as desire commensurate with required power dissipation

(2) control of grid circuit time constants

R₆: (1) increase here causes increase of pulse width
(2) " " " " " " " " amplitude } small effects

R₇: (1) increase here causes increase of pulse width
(2) " " " " " " " " amplitude } small effects

SHUNT CAPACITANCE ACROSS XFMR. MUST BE KEPT TO MINIMUM AS:

(1) time delay of pulse increases w/ shunt C

(2) trigger amplitude needs increase w/ shunt C


(3) rise time of output pulse increases w/ shunt C

(4) amplitude of output pulse decreases w/ shunt C

Basically OK

3-30-62:

Continuing with construction (breadboard) of "and gate" - design on p. 48 unstable & N.G. for levels of waveforms - tested below proposed gate using neg signal from previously built blocking oscillator.



Results: Encouraging - gate seems acceptable - going ahead now with bread board of ~~the~~ F.F. to see what variations in trigger level acceptable for triggering F.F. with trigger thru above gate: (see F.F. Circuit on last page i.e. page 47)

4-2-62 Some difficulty getting F.F. to operate (found wiring error) - operation satisfactory but delay of the trigger of the Blocking oscillator (i.e. w/ respect to input clock trigger) is about two (2) microseconds and this could cause trouble later in initiating the 100Kc flip-flop in time to partially stop the divider chain operation with the 100Kc BST beam formed on spade ϕ .


Therefore investigating a more refined Blocking oscillator in the attempt to reduce this delay and also improve the output pulse rise (decay) time - see B.O. Circuit on opposite page (48) $\leftarrow$.

4-3-62 going back to the "standard second" trigger insertion circuitry - (see p 37) - if can use the negative trigger, generated from the delay phase #2 waveform, to give me the timing pulse necessary for the reset flip-flops, then there should be less delay problems - this may (and probably will) require some amplification and perhaps CF isolation of this trigger.

Also in going back to the "reset circuit" (see p 46)


AN/FPN-38 TIMER - PROPOSED RESET CIRCUIT

FPN-38



MONITOR/SWITCHING FUNCTIONS:

- (a) HP-113BR (H07) FREQ DIV/CLOCK - 2cc
- (b) HP-160 SCOPE - 2cc
- (c) SIGNAL MONITOR PANEL - 1cc
- (d) SWITCHING PANEL - 1cc



ordered 70" (inside) high rack with solid side panels - rear door - blue incolor - on 4/4/62

W-234 (CONT)

4-5-62: Completed fabrication of a 100KC amplifier to be used in conjunction with the phase shifter (being procured from NILSEN MFG. Co) - see schematic on next page (54) -

The two racks for the FPN-41 timing project equipment arrived today - supports for inside are on order - plan to mount one in timer room as soon as all assemblies are here & as personnel available to do this -

Continuing with bread boarding & interconnection of the basic reset & trigger insertion circuitry as already fabricated in stages -

4-6-62: Sent UPRIGON 100KC phase shifter (from spares) to lab for mounting on a board with the 100KC amplifier already built - plan to connect this into one of the present clock setups to check the amplifier operation - signal levels available for both the clock and the timer (thru ~20' of coax cable) and operation - may need E.F. outputs so plan to check this too:


Continuing with testing of divider reset / trigger insertion modules for proper operation -

Letter sent to various transistor circuit module manufacturers for info on possible applicable circuit packages for the FPN-38 reset circuitry -

Ordered rack for holding the equipment of the FPN-38 project (4/4/62):

Received info from ZCGN (+) that phase shifter package from NILSEN has been ordered

4-8-62: The trigger waveform generator originally built has an objectionable negative spike when button is released - this could re trigger the gate-F.F. and disrupt the reset logic - therefore investigating



W-234 (CONT)

4/8/62 (cont):

The result of the poor impedance match between amp and clock was a marked decrease in amp output and a lot of signal distortion - since the clock will work on 100V.c signals down to 12V-p.p, plan now to put a large resistance voltage divider on the amplifier output to the clock to achieve desired match - use of ~~trans~~ emitter follower @ 50 Ω abandoned due to large current drain - ie limited by using 4P-724 power supply -

Tests with ~~triggers~~ "gate flip-flop" using the push button trigger and the negative trigger from the blocking as all data are encouraging — no need to balance out the triggers and get them in the ball park amplitude of the divider used — F.F. output is approx 100 VOLTS — increased this to approx 150V — now proceeding to test the gate.

Modified the 100kC solid-state amplifier with a large R voltage divider output and also changed bias levels - now can get about 15v - P.P. output out of the amplifier going to timer (open circuited) and about 0.2 VOLTS to drive the HP-113-BR clock (should be enough) - ie rgs are max of 0.5v - rms (or $\sim 1.5v$ p.p.) - Thus the amp sees a relatively large impedance working into clock & open circuited to timer - since the AN/FN-41, 100kC input impedance is $\sim 5k$, there should be no adverse loading on the amp when the timer is connected - the amp. is being re-wired to include the voltage divider and an additional BNC connector - this will then be re-tested and with timer load connected -

4/10/62:

22: Moving the trigger generation set up to attenuate bench location so can allow dicca project work in this area on receiver -

Sent HP-160B oscilloscope, serial "A", to lab for
general maintenance and check out of pre amplifiers, etc -


Continuing to work on the 100V.C amplifier - the low clock input impedance causing loading problems - may have to go to a larger output transistors - circuit is

4/10/62 (cont)

Learn Work
Today

presently adjusted to provide 2V p-p. to the clock and about 15V p-p. open circuit across the voltage divider (ie where timer load will eventually connect) - letting this run now to see if we are pushing the circuit transistors too hard -


Continuing on with adjusting the trigger circuit F.F. output to gate & bias on diode in gate to get max trigger thru the gate (hope to get $\approx 100V$ neg trigger thru gate):



ie, negative trigger alone should not get thru the gate or should gate alone but trigger + gate should get thru OK to give approx 100+ VOLT neg trigger out. - (ie AND GATE)


4/11/62:

Working on balancing signals from schmidt waveform generator to the gate flip flop to match the negative timing trigger from the blocking oscillator in order to have the waveform flip-flop operate as desired (see waveform above) -

Learn Work
Today also

Set the diode gate levels and it appears that the levels shown on above sketch can be obtained and will allow for proper gate operation:

Continuing with 100W amplifier - operated all night and clock operation appears normal - the output transistor is a little warm so now investigating a little higher power output transistor -



W-234 (CONT)

4/11/62 (CONT)

Continuing with testing & refinement of the reset circuit — the 100K ~~amp~~ still operating satisfactorily.

4/12/62

Continuing with reset circuit — have stable operation around up to & including the gate — plan now to refine the breadboard set up and move into timer room to test gate using the divider reset —

Commenced installing new equip rack in timer room —

Note to LCDR Edwards on room dimensions —

Have cleaned up the breadboard of the reset Schmidt trigger generator, blocking oscillator, gating waveform flip-flop and the diode gate — now ready to take into timer & check how divider reset will get these gate — timer will be tied up the first 3 days of next week so this will have to be done after that.

4/13/62

Continuing with setting up the AN/FPN-41 timing rack in the timer room with HP equipment —


HP-160B scope #A returned from lab — has been checked & aligned — have ordered a P-7 phosphor tube + filter to check operation in scope for the one pps operation — found that scope as sent has a P-1 phosphor tube installed —

Commenced testing the delay phantotron designed for the trigger insertion and timing pulse generator (see block diagram on page 50) — sketch of circuit as it will work will be shown on p 51 — performing minor modifications to the phantotron as per "preferred circuit" hand book —

4/16/62

Continuing with delay phantotron circuit and modification to achieve desired waveforms

Continuing with setting up equipment rack in timer room



This performs the same function as the "Trigger Inversion" circuitry shown on page 50 XPT mod. To use one less delay phantom.

TYPICAL DATA ON DELAY PHANTASTION (NEXT PAGE)

Basic consideration: as R_1 is decreased (lower voltage on center tap) the rise and decay time of the pos & neg pulse ramp decreases as well as does the pulse amplitude. Increasing the control voltage (& thus lengthening out the delay) increases the rise time with an increase in pulse amplitude.

RUN #	RANGE OF DELAY				DELAY (μsec)	t_R (NEG. Pulse)	t_R (Pos. Pulse)	REMARKS
	R_{1A}	R_{1B}	R_2	E_{CONT}				
1.	440-1320	8.3K	14K	2.4M	1000	5 μsec (120V)	7 μsec (100V)	RISE TIMES TO LENS
2.	1000 →	~22K	0	4.4M (lower)	1000	2.8 μsec (75V)	3 μsec (60V)	NOT SHOWN: RISE FALLING 1000 μs delay
3.	800-2600	~22K	0	3.7M + 92V	800	2.5 μsec (80V)	2.5 μsec (60V)	} approx optimum conditions — will adj. for range 800-1200 μsec (ER-OK)
4.	800-2600	~17K	~5K	3.7M + 114V	1200	3.0 μsec (100V)	4.0 μsec (75V)	


W-234 (cont).

4/17/62 — Completed basic timing rack installation in tumor room included in rack is HP-100 scope, HP-timer computer, HP-clock (1 sec), the monitor patch panel blank and the trigger selection panel blank — rear length of RS-14 cable from output of the 100K amp (operating on 100K out of timing & shutter) over to point of 100K entry into the FPM-41 100K Channel Chassis. — 100K amp operating — clockoper.

Continuing on with delay phantom operation on the clock (+) pulse to give timing fused wave forms — see adjacent page (62) for presently prepared. Block diagram —


4/18/62: 100K amp provides ~3 volts (p.p) to clock & about 13-15V (p.p) to timer (when long run of coax connected to J-1 in 100K Channel chassis) — this is lower than 20V (p.p) designated to properly operate the timer but timer does operate ok — going back to design more power out of 100K amp in timing rack — phantasm for ~20V p.p at the timer input J1

Continuing with phantom circuitry — have come up with below modified delay phantom giving desired triggers as shown (after differentiation):



W-234 (cont):

4/18/62 (cont): Proceeding to operate on delay phantom outputs - plan to feed signals thru a double cathode follower before clipping and then on to the blocking amp and the 1000 line one shot.



Going back to reconsider placement of the specific component sections of the system - due to relatively high power already being drawn from the LAMBDA power supplies at the breadboard, we may need one LAMBDA for each set up to avoid overloading the timer power supplies -

It may be wise to install the timing pulse, trigger generation and LSTS generation circuitry in the timing control cabinet and then only have the rest circuitry in the XMR drum drawer. - will decide after tests -


4/19/62: 1000 amp still operating properly - clock operation normal on voltage divided output - output transistor is slightly warm -

Achieved adequate clipping of the delay phantom signals (above) in following manner -

(CLIPPERS ON delay phantom output)
include C.F.

100KC - BST:

Beam is formed on spade (target) mine (9) by the negative pulse of divider reset -
 Divider reset also goes to the 100KC BST-Driver and into the grid of V4A causing this half of the F.F. to turn off.

U-234 (cont)

4/19/62 (cont):

Applied positive (delayed) trigger to the blocking oscillator (see p 42) in following manner with pulse as shown:

(Trigger to B.O. & output/input data)

see main schematic

Commoning application of the negative pulse to the "1000 usec one shot" M.U. (see circuit on page 24) to form the "LSTS add" waveform:

(neg pulse to one shot)

see main schematic


Performed meas. of voltage levels needed to be applied to various sections of 100KC signal path to 100KC BST driver in divider - results as follows:

① Applied neg 20 volts to grid of V1A and able to stop BST action

② Applied +100 volts to grid of V3A (pin 2) to achieve desired inhibit or -100 volts to pin 7 on V3B to get desired inhibit.

RESULTS:

Will have to wait until get the entire reset circuit installed before deciding on how to inhibit - also will have to assure that BST does not switch upon inhibit due to transients - waveform generated by F.F. to be ± 100 VOLTS minimum




W-234

4-20-62:

Continuing with cleaning up the uniforms and negative trigger being generated by the "one shot" and the blacky oscillator"


NEG. TRAINING
TICKET, GBL



PULSE WIDTH $\approx 5 \mu\text{sec}$

this seems ok - will divide down to $\sim 15V$ for the one second transmitter trigger and use full amplitude for the timing trigger!

ONE SHOT OUTPUT



Received phone call from LT BAETSON on the proposed - target date for completion is to be moved ahead to 1 August 1962 for the FPN-41 and to 1 September 1962 for the FPN-38 - this to come down in writing -



Opposite page block diagram shows entire reset/trigger insertion systems as presently being built and shows how system applicable to all Laramie rates plus how the alternate timer information is used to reset the timers —

SWITCH POSIT "A": In this position, the "one second" transmitter trigger is generated and "LSTS-add" is generated to allow proper transmission of the one second timing pulse. - negative timing trigger is generated.

SWITCH POSIT "B": In this position the "one second" trigger and "LSTS-2dd" are not generated and only the negative timing trigger is generated and fed to the "reset panel". The "3.5mc clock pulse" is fed directly to the blocking oscillator and thus the timing trigger is formed at time ϕ with respect to the clock pulse.

Repeated measures of "XMITR DRIVER" waveforms:

XMITR DRIVER WAVEFORMS
AN/FAN-41



Waveforms that we must match for one-second trigger insertion and the addition to LSTS.

U-234


4/23/62.

Continuing with cleaning up of the "LSTS-add" waveform out of the one-shot-M.V. (eliminating negative spikes on trailing edge)

Mr. Shujina working on the "reset circuitry" for use on FPN-38 part of the project - rough schematic has been worked up using completely transistor circuits - transistors have been ordered -


Remove XMITR driver waveforms in FPN-41 - LSTS add must be long enough to properly gate out sufficient 100Kc and start early enough so that the chopper in the switcher will drive in time

So: it must start about 1000 μsec ahead of the one second trigger and it must extend out past the time of the trigger by about 300 to 500 μsec



Also must operate on the "one shot-M.V" output to get 100 VOLT pulse ± 50 around $V=0$ as is normal LSTS -

Having difficulty getting clean one-shot output pulse with circuit of page 24 - trying one-shot circuit from hand-book of preformed circuits



$$R_3 + R_4 : 550K \rightarrow 3M$$

for $R_3 + R_4 = 2M$, C_3 in pF = gate duration in μsec

$$R_3 = \frac{1}{5}(R_3 + R_4) \text{ for ease in gate width ad.}$$

(see p. 41-2 of NAVAER 16-1-519)

5/10/62: Check of HO-7/113BR divider/clock SW #11000175 at Rad Wash - triggered scope from 113AR clock ser N° 01300123 and observed a jump (delay) of 0.9 used in the 1KC trigger when switched to 1KC meter position (ie jump in 113BR trigger) -

Then switched 113AR clock to 1KC meter position and observed a 0.2 usec jump in that clock -


Hewlett Packard Co rep. in Wash area contacted by HQ (Bartsen) and Rad Wash (Mizell) - they are going back to Palo Alto for info and will advise when they check their clock there -

5/31/62 Received "recommended fix" from Hewlett Packard via Radio Wash and successfully modified both clocks eliminating any noticeable pulse jump in 1KC position of SW - see p 84

W-234

4-23-62 (cont)

Propose to add in the addition to LSTS in the following manner:



4-24-62

Continuing to clean up the negative spike on the trailing edge of LSTS-add. Changed pot in one-shot to give range of this waveform from 1000 to 2000 usec

Phone call from LT Bartsen: proposed dates moved to 15 July '62 for the FAN-41 part and 15 Aug '62 for the FAN-38 part - letter to follow.

Planning to get the reset circuitry into the timer room as soon as possible while the FAN-41 is not obligated and to make necessary circuit changes as soon as possible so that parts ordering may be done asap & before 18 May (as per station notice N° 13-62) -

4-25-62

Commencing to clean up all the various circuits already fabricated (all the trigger insertion sections plus all the reset circuitry except the core inhibited flip-flop) and mounting on one vector board. These will be given a final test and the last F.F. will be constructed - Then all this will be moved into the timer room so can perform desired tests.

Starting to collect data for needed parts ordering to complete the proto type set up and to build the completed units.

Making sketches of circuits & indicating operating ratings as clean up and rebuild (see III (above)) -

4/26/62:

Continuing with same work as on 4/25/62 - drawing up complete schematic of all circuits.

W-234 (cont.)

4/27/62: Continuing to clean up breadboarded circuit for testing reset/trigger insertion circuits in timer

Investigating a reported shift in time of the HP-113BR clock outputs with respect to a timer locked on the same 100KC osc on rate SP - (reported in informal note from CO Laram XMTG station, Carolina Beach) - first attempt to compare clock outputs with timer divider used (FAN-41) on rate SO should drop but drop reduced to 200 by de-activating the 100KC envelope pulse drive (detunes on noise & can cause errors) - observed a 0.2 usec shift in timing (instantaneous) when shift to 1KC meter position - checked out clock and found settings on Q-6 different than listed in manual for the gear (see below):

Measurements on "Q-6" in HP-113BR DIVIDER/CLOCK:

DIVIDER ON CLOCK RUNNING			DIVIDER OFF	
(VOLTAGES)	(AS PER BOOK)	(ACTUAL)	(AS PER BOOK)	(ACTUAL)
EMITTER:	-1.4 VOLTS	-1.19 VOLTS	-0.410 VOLTS	-0.460 VOLTS
BASE:	+0.6 "	+0.16V	-0.020 "	-0.04 "
COLLECTOR:	-11.9 "	-12.1V	-11.9 "	-12.1 "

took same meas w/meter switch in 1KC position:

{	-1.1 VOLTS	{	-0.405 VOLTS
	+0.22 "		-0.04 "
	-12.1 "		-12.1 "
Δ Emitter:	+0.09 VOLTS		+0.055 VOLTS
Δ Base:	+0.06 "		φ
Δ Collector:	φ		φ

note that get significant change in emitter voltage at no signal conditions

Meter Readings on front panel

SUPPLY: 6.5 (6.5) 10KC: 8.1 (7)
100KC: 6.9 (7) 1KC: 9.1 (7) CLOCK: 7.0 (8.5)

W-234 (cont.)

4/30/62: Have cleaned up the breadboarded reset/trigger insertion circuitry and now setting up on cart with power supplies for final testing before moving into timer room for operational tests:

4/30/62 → Preparing note to CO, Laesta Carolina Beach telling of results on clock shift and readings taken in the clock circuits -

Sent HP-160B scope (#B) to lab for installation of P-7 CRT and check out of pre-amp - oiled both clocks A & B in accordance with inst. manual -

5/1/62: Continuing to clean up & de-bug breadboard reset/trigger insertion circuitry.

TAC meeting (3hrs) - preparing annual faces day literature and civilian personnel job descriptions

HP-160B scope (#B) returned from lab - initial tests show definite increase in slow pos pulse resolution - will have to test using war signals now to be sure -

5/2/62: Continuing to de-bug breadboard -

found 6WA-GT tubes (2ea) in lieu of correct 6UB-GT tubes (2ea) in LAMBDA power supply - found they had been inadvertently inserted by tech earlier and not due to theft.

Writing job description for Civilian Employees - setting up Annual Faces Day - scope procurement discussion - SKUJINS assisting on project.

5/3/62: Moved reset/trigger insertion circuitry into FAN-41 timer room to commence initial tests - bringing attenuated divider reset into the reset gate and then will form 100KC inhibit to determine just where we want to apply it in the 100KC channel carrier -


Having difficulty with the "divider used" gate -
Timer obligated for East Coast Chain op - SECURED

W-234 (cont)

5/3/62 → 5/9/62: Priority use of FFW-41 timer on other projects precluded any significant progress - work being done on design of more suitable gate for divider unit and gate for adding in the LSTS addition.


5/10/62: Constructed reset/clear gate and commenced tests:

5/11/62: Completed tests on divider clear gate (in lieu of divider reset as previously attempted) - though schematic of gate as below:



5/14/62: Trouble with 100KΩ arc (VRD-11) in AM and washed on that -


Commenced working on LSTS add insertion - approach to problem is to add mammal LSTS and LSTS add on opposite grids of a dual triode taking outputs off common cathode resistor - this should give desired isolation from remainder of LSTS circuitry -




W-234 (CONT)

5/14/62 (CONT)

Tests of LSTS insertion circuitry successful - below waveform is resultant produced:




You will have to test on timer by adding on XMTK divider drawer.



No fed back of LSTS add observed - get complete isolation

5/15/62: Working on running "divider clear" from the divider drawer thru length of RG-59/B4 cable (75 ft) - considerable ringing experienced - difficulty running thru open wire due pick up and poor impedance matching giving a NEG pulse on grid of gate -


Building cathode follower for divider clear to alleviate loading and distortion effects -



Successfully ran divider clear from divider drawer to test stand (12-15' RG-59/B4 cable) using C.F. - Put clear signal on grid of F.F. #2 and achieved successful switching of F.F. on the first divider clear after reset button is pushed with subsequent flipping back to initial state upon receipt of next or second timing pulse -

W-234 (CONT)

5/15/62: Present plans for equipment layout in timing cabinet, and in timer chassis.



(normal LSTS disconnected from J-4
#1 run into add circuit then back to J-4)

PROPOSAL

W-234

5-16-61

Commenced operating on the F.F. #2 output waveform in the attempt to restore the high d.c. level (+) & (-) going inhibit waveforms to a zero level so have 0 to +100 and 0 to -100 volt waveforms resp - various approaches tried w/o success - must d.c. couple the waveforms, so do not lose signal due to slow rep rate (may one second pulse) - also must not disturb the F.F. #2 action -

Also started working on ordering of ~~parts~~ parts for the timing circuitry -

Worked on AF delay preparations -


5/17/62

Continuing on work to achieve desired waveform coupling from 100KC inhibit F.F. - approaching problem from the DC amplifier aspect now -

Received phase shifter packages from NELSON MFG. Co today -

5/18/62

It appears d.c. amplifier arrangement will work on the inhibit waveform to bring the quiescent level down to zero volts d.c.



$R_A + R_B$ = normal plate load on F.F. : division of R_A & R_B to be determined such that waveform amplitude picked off is small enough to allow minimum R_1/R_2 voltage division and large enough so size of R_1/R_2 will adequately isolate F.F. from the d.c. amplifier - ie too large R_1 & R_2 will introduce significant RC time constants with small C's already present causing distortion of leading & trailing edges of the inhibit waveforms - too much of this cannot be tolerated if expect to achieve divider cutoff as needed w/o delays -

W-234 (CONT):

5/18/62 (CONT) P.M. no progress - setup torn down to make way for AFD displays

5/21/62 - Better part of AM spent on showing AFD set up to visitors - proceeding to re-set up the timing circuitry and to continue on with IONE inhibit waveform problems -

all basic ordering of parts (incl B.O. xfmr and two filament xfmrs) for second setup and for re-doing pulser set-up, have been ordered (done on 5/18 and 5/21)

HP-160 scope (unit A) sent to lab for repairs - would not come on when turned on

Rest of day spent re-setting up equipment and investigation of reason for malfunctions

5/22/62: Continuing to re-setup timing breadboard - all circuits in operation as before by 1630


5/23/62: Tried to clean up the timing (neg) pulse - going back as far as delay phantasm circuit to see why pulse so bad - found that in going thru amplifier after del phant that the rise and fall times of the pulse are badly perturbed giving a pulse (+) to the blocking oscillator with a rise time greater than 5 μ sec and a width of from 20 to 30 μ sec - this is completely unacceptable - unable to improve the wave shaper changing components to reduce RC time constants -



W-234 (CONT)

5/23/62 (CONT):

Now investigating possibility of using a SCHMITT SHAPER on the delay phantasm output in order to raise the level of the waveform and retain rise and fall times.




This would eliminate need for the blocking oscillator and give us a solid negative timing pulse (and XMTX trigger) for F.F. operation.

Then propose trying amplifier on to delay phantasm output to get inversion & then thru Schmitt shaper (if necessary) to get some gain (may not be necessary) - since timing of LSTS add waveform is not as critical as the neg timing pulse - such sophistication may not be necessary -

5/24/62: Continuing on with ideas on shaper (above) - build a Schmitt shaper and attempted to drive with a positive pulse - unable to drive the circuit hard enough (due grid limiting action & cathode fed back loop) using positive input -

Then took negative delay phant waveform from cathode and successfully applied this to the shaper to get a good (1 μ sec or less) rise and decay time on the output waveform -




5/24/62 (CONT)

differentiated and negative clipped the shaper output to get a good positive trigger to the blocking oscillates (a 20 volt amplitude) - output trigger from B.O. now looks much better -

Worked PM to get all circuitry back into normal operation -

5/25/62: Cont. to get all timing circuitry on bread board working as desired - finally succeeded and resumed work on bringing the #2 FF waveform down to a dc level which can be used to inhibit the 100kc BST circuitry -



used (0 → -30) or (0 → +100) volt wave form to achieve desired inhibit of divider.

100kc amplifier (mu) built and installed with clock/timer input using output 100kc from the VARISON of shifter - operation seems normal with minimum of 100kc distortion.

PARTS ^{PARTIAL} ordered for timing circuitry arrived today -

5/28/62: Cont. to get inhibit waveform levels - plagued with #1 FF problems - circuitry not working correctly - trouble shooting - corrected problem in #1 FF put small commutating capacitors across both plate to grid resistors and circuit appears to be operating O.K.

Now commencing to fabricate a circuit for operating on the inhibited FF #2 waveform (+ going on inhibit) thru


5/28/62 (CONT):

a dc amplifier (dual stage w/ second stage a.c.f.) in the attempt to get an inhibited waveform going from 0 to negative 30 volts or so -

5/29/62 Hooking up the above described circuit into timing bread board -

Could not get a dc amplifier arrangement to work properly to bring the inhibited waveform down to the desired level - in order to get satisfactory levels into the dc amp tube, the voltage divider necessary (large R) and the tube action caused unacceptable delays in the rise and fall of the inhibited pulse.

Went back to a simple voltage divider across the inhibited FF output (1M pot center tapped output with the low leg to -150)



Due to the large voltage divider values, the inhibited waveform rise and fall went out 3X or more than when meas. directly off FF plates -

Inserted the above waveform onto the grid of the 100kc amplifier in the divider and achieved a consistent reset except that the divider reset produced on successive intervals after manual reset were displaced (delayed) by about 300 usec - this was consistent though not a desirable reset.

The problem may be due to several factors:

① The delay in time of "un-inhibit" with respect to the time of negative reset pulse (ie large positive rise time) may be uninhibiting the 100kc amplifier too late.

② The 100kc square wave may not be getting back into

W-234 (CONT)

5/17/62 (CONT)

proper operation fast enough - it either it or the 100kc amp may be getting "shocked"

The important thing is that the timing waveforms appear to be OK in the reset circuitry breadboarded and the principle of this reset should work out OK

Intend now to do the following

① Attempt to reduce the resistive voltage divider values to get a desirable inhibit waveform up to much Resistance to give rise to large RC time constants of the tube, etc

② Attempt to get more amplitude either from the positive going or negative going inhibit waveform in order to inhibit the BST drive in lieu of the 100kc amp.

5/31/62:

Commencing to correct the circuit drawings up to date in preparation for chassis layouts and assembly of the circuitry already proven -

Received a recommended "Fix" from Hewlett Packard via Radio Wash. for correcting the clock jump when switch to the 1kc position of the meter - will install - test and forward on to Carolina Beach.

Installed the hp "fix" in both clocks

6/1/62: Tested the second clock against timer - could not detect any jump in timing when switched to 1kc meter position or to any other meter position - forwarded info on to 200R Edward at Carolina Beach -

Continuing with circuit layouts and chassis design - ordered parts for 100kc amplifier -

W-234 (CONT)

6/1/62 (CONT): Continuing with breadboard and test of the FPN-38 timing circuitry -

6/4/62: Continuing with chassis design - ^{W.O.} to lab to build chassis to hold phase shifter, 100kc amp and basic timing circuitry

Laying out circuits to be put into timer - sending to Caltech lab for possible printed circuit layout.

Correcting all schematics to come up with a smooth copy to work from.

Starting to run in monitor lines from the timer to the monitor panel (divider used, Mg start and trans. triggers after two trigger selector) through cathode followers as necessary to preclude loading down timer: timer tied up so this may get delayed.

6/5/62: Secured on running monitor lines due to time obligation - plan to build anticipated Cathode Followers for Mg start; X-ray triggers and for divider used.

Assembled available clock, scope and power supply for FPN-38 project into its cabinet

Cont. work on FPN-38 logic/timing circuitry -

Finished up master schematics for FPN-41 timing and trigger injection circuitry - sketch of timing cabinet front panel and switch location drawn up.

Progressing on fabrication of timing ^{drawer} ~~cabinet~~ to ~~house~~ phase shifter and timing circuitry

Laying out printed circuit configuration for the part of timing project going into transmitter down drawer.

W-234 (CONT)

6/6/62.

Lab. Continuation of fabrication of timing chassis drawer and layout of printed circuits

Picking up parts in ordering of needed parts - Continuing to pick up monitor/reset signals from timer so as to cause no mal function or feed back into timer - M6 start takes off OK w/o need of C.F. - X111TR trigger takes off OK w/o need for C.F. Constructed C.F. for DIVIDER RESET / DIVIDER CLEAR triggers

Completed initial breadboard of FPN-38 reset circuitry and letting run for test.

W-234 (CONT)

6/7/62:

Cont. oper. test of breadboard set up (NOT IN TIMER) of FPN-38 reset circuitry - oper OK @ 0800 - 0930 tested circuit failed -

Cont. adj of monitor outputs from timer - working on the half of divider ~~and divider~~ with the cathode follower involved with divider reset to eliminate capacitive effects of long coax to monitor panel causing definite decay of the slope of the pulse - plan to change the cathode R to about 22K and couple out with a very small capacitor - deferred this due priority use of timer on dicca project

Completed timing chassis returned from lab and fitted into timing cabinet: Work cont on printed circuit part of timing circuitry

Preparing schematic of all timing circuitry on the timer room board in preparation for re-hooking up the bread board and cleaning up the circuits -

Continuing on FPN-38 bread board to clean up and test circuits and get proper inked waveform -

6/8/62


Tests with "divider reset" cathode follower shows that it is not practical to achieve desired waveform out using the CF - need low R_K & with the negative pulse, we get large currents so decided to use voltage divider off with small coupling capacitor - looks OK - started building this small VCF (divider clear) and voltage divider (divider reset) into recto timer can

Picking up some more ordering for timing chassis - schematic on timer room board finished - layed out 100 K Ω amplifier for printed circuit - ran spectrum on 100 K Ω out of amp & compared to 100 K Ω in and got the same spectral components out - so feel 100 K Ω amp is linear enough -

6/11/62:

Started construction of timing cabinet chassis - rec'd fil transformer and burner strips - ordered few parts and ordered from Harry but not received - installed divider-clear and divider-reset takeoff circuitry (cathode follower and resistive divider) package into divider drawer - appears OK - Performed addl tests on 100 K Ω amp - appears OK on spectrum analyzer - lab starting circuit board const.

6/11/62 JWC



100 KC AMPLIFIER
W-234
6-12-62
(28)

6/1/02 (cont): Re-adjusted the 100KC amplifier - retuned and measured harmonics with spectrum analyzer -

2nd harmonic: 42 db down from fundamental
3rd " 50 db " " " "

Call from BREISEN - FPN-38 part of timing is better than FPN-41 part - want data on expected heat dissipation and power requirements for 38 timing rack - preparing to check same - putting all gear into timing rack - and then into timer room -

Amended schematic & preparing to test breadboard on FPN-41
circuits to reduce some component values to more
realistic figures plus get desirable inhib off the
circuits

Work progressing on the printed circuit boards for RPN-41 in timer circuitry - continuing on cond of timing cabinet chassis -

4/4/64.

6/2/62: All gear set into FPN-38 timing cabinet in preparation for making heat dissipation tests ~~late~~ tonight (ie ambient temp change in sealed timer room with one FPN-41 running with two HP-160B scopes & timing rack)

Making changes in the PPV-41 reset/timing circuitry to get balanced flip flops & trigger amplitudes established - work continuing on fabrication of the timing cabinet drawer and printed circuits to be installed in trans. drawer.

hp-160B Oscilloscope: 115V or 230V ($\pm 10\%$) ac 50 to 440 cps - 480 Watts (ea)

hp-724 BR Power Supply: 115V or 230V ($\pm 10\%$) AC 5 to 1000 W
temp limitations $0 \rightarrow 50^\circ\text{C}$

hp-13BR Clock : 22-30 v dc - approx 2 watts - from
hp-724 BR -
temp limitations $0 \rightarrow 50^{\circ}\text{C}$

W-234 (CONT.)

6/12/62 (CONT.): Continuing to make tests on the FPN-38 reset circuitry - making connections into FPN-38 timer to get desired power & voltages -


6/13/62: RESULTS OF TEST - AMBIENT TEMP. RISE IN TIMER ROOM DUE TO FPN-38 TIMING RACK (ie. 2 ea HP-160 B SCOPES) - ~~heat~~ heat dissipation from the two HP-724 power supplies and clocks deemed negligible.

CONDITIONS:

- FPN-41 ON XC4 PLATES
- URQ-11 ON
- 2 ea HP-724 & 113 BR CLOCKS ON
- ALL OTHER OFF
- AFTER 6^h 35^m TURNED ON

2 ea HP-160 B SCOPES

- ① → ④ indicate locations of thermometers in FPN-38/41 timer room



	<u>TIME</u>	①	②	③	④	<u>REMARKS</u>
① $\Delta \pm 6^h 35^m$	1725	32°C	33°C	30°C	32°C	set conditions ② → ④
	2030	34°C	34°C	33°C	34°C	stabilized cond. ② → ④
② $\Delta \pm 7^h 00^m$	2400	34°C	35°C	33°C	35°C	SWITCHED ON ②
	0700	39°C	38°C	35°C	37°C	final reading cond ② → ④
ΔT ②	$7^h 00^m$	+5°C	+3°C	+2°C	+2°C	turned off scopes

maximum temp rise: +5°C
min " " +2°C

avg " " +3°C

or about 6°F temp rise:

two scopes on add 960 watts of power

35°C = 95°F
40°C = 104°F

Passed on to BAETSEN
via phone on 6/13/62
Jace

INFO FOR
BAETSEN

Continuing to work on clearing up the FPN-41 timing circuit breadboard - placing the four (4) thermometers into the clocks and power supplies to check ambient operation temperatures

W-234 (CONT.)

6/13/62 (CONT.): Continuing to work on FPN-41 breadboard to clean up the negative reset (derived from divider clear) trigger to F.F. #2 - having difficulty with the first negative trigger in the train (and the one which will be used) causing the inhibit waveform out of the F.F. #2 to have an unacceptably long rise time -

Connected FPN-38 reset circuitry into timer and achieved a reset - will have to test now to determine if reset is acceptable -

6/14/62: Tested FPN-38 reset: reset OK (2 sec clock) - but with the following difficulties:

- ① must inhibit M env. noise to positively reset back to same time, as required to divider reset, each time.
- ② When inhibited as needed (stopping 100K to "A" divider) the transmitter triggers are also stopped and since thinking of resetting every 4 sec, this will be too long a period for transmitter triggers to be missing and thus the lock-off xmtre
- ③ if reset every 4 sec, 1/2 PPR should be in proper time to give same phase code on ea reset.

The above was using reset system as going into the FPN-41 - ie inhibiting the divider from counting until clock reset time -

Continuing on with assembly of the FPN-41 timing cabinet drawn - also still working with the FPN-41 inhibited F.F. output in the attempt to improve the output waveform -

6/15/62:

Idea put forth for FPN-38 reset: instead of inhibiting the divider and then waiting 4 sec for the reset, if can generate a 1/2 ppr waveform from the clock, then we can gate thru a desired trigger derived from this 1/2 ppr waveform to cause the desired reset in lieu of waiting for four seconds and the true clock pulse - would need a (÷10 ÷ 2 ÷ 2 ÷ 2) logic circuit operating on the 1Kc from the clock to get the desired 1/2 ppr for rate SLO (12 1/2 PPS; T = 80,000 us/c)

Contacted transistor module company in Clifton NJ for prices and data on 4X and decade counters - rec'd quote for 4X flip-flop late in PM @ 90°C ea - plus data being sent to show how the 4X is made into a decade counter

Prepared req for procurement for 4 ea 4X flip-flop boards plus plan to ask for loan of two ea of those boards to play with (as per phone conversation) -

W-234 (CONT).

6/15/62:

Also went to the FPN-38 timer with a pulse feeding the divider reset generator in hopes of being able to get a reset simply by application of this clock derived pulse - initial tests showed reset to be near but probably more random than not - more tests needed and data to be collected to confirm where reset is happening.

Work cont. on FPN-41 timer cabinet chassis fabrication and testing on the inhibited F.F. waveform

6/18/62: Called DIGITAL COMPANY, Croydon, N.J. advising them that order being placed for 4 ea 4X flip flop boards and requesting loan of two each -

Shopped a positive pulse (clock tick) from the two second clock to look exactly like the normal positive input to the AN/FPN-38 reset generator. Applied this to the reset generator and achieved a reset identical to that manually produced by the reset generator - Then attempted to reset the timer divider chain using this clock derived reset -

RESULTS: Unable to get a repetitive reset which would go back to the same time relation to clock info, each time: Reset times were observed which would bear, with respect to the clock derived pulse, time differences between 30 and $\pm$ several hundred μ sec - it was impossible to ascertain ahead of time just where the reset would come & therefore it was RANDOM

Thus the timer divider chain must be permitted to count out the rest of the interval and be reset at some time late with respect to time derived from the clock

The approach now will be as follows:

① From the clock 1KC (triggers or squared 1KC) plan to develop a $1/2$ PRR waveform commensurate with rate SLO ($12\frac{1}{2}$ PRR).

② Then from this $1/2$ PRR, develop triggers ~~from~~ from the leading or trailing edges of the $1/2$ PRR.

W-234 (CONT)

6/18/62 (CONT)

③ Then using the same principle developed for the FPN-41 (and as already built & given preliminary tests on the FPN-38) a normal divider reset will be gated thru, on the push of a button, to stop the "A" divider.

④ Then instead of waiting for a full two (or four) seconds for clock information to start the divider counting, one of the triggers developed from the $1/2$ PRR ② will come through to un-inhibit the divider and start it counting again


⑤ Thus the divider will be inhibited for only a short time (say maximum of 4 intervals or 320,000 μ sec) and will not lose a transmitter due to a long absence of transmitter triggers.

⑥ In addition, the $1/2$ P.P.R. flip-flop will also have to be reset at the time the divider becomes uninhibited (by use of a delayed trigger generated from the trailing edge of the divider inhibit waveform) to insure that we have reset the phase code back to its proper and original condition - since the clock is ~~not~~ developing a $1/2$ P.P.R. which should stay in step with a timer, this resetting of the $1/2$ P.P.R. should be no major problem

⑦ Also the use of the above scheme will permit the development of a relatively simple "coincidence detector/alarm" circuit which will constantly check both timers against the clock for "in step" tracking to ± 10 μ sec -

Continuing on with assembly of the FPN-41 timing cabinet chassis and also testing of the FPN-41 timing breadboard to get a better inhibited waveform to feed the 100C BS driver - plan to investigate use of 5687 tube - also constructing a slightly different F.F.

Should get as good as 2% error in time on + going pulse




taken from preformed circuits Handbook -

(AN/FPN-38
Timing Cabinet)

equip. mounting space
available: 70"

6/18/62



(MODIFICATION TO FPN-38
TIMING CABINET EQUIP)

W-234(2004)

6/19/62: Received parts for 100kc amp (procurement made upon
but district did not issue to "State Electronics Parts" until
6/14/62 with 14da delivery - plan to call for possible speed
up - also ordering parts today for the FPN-38 timing/reset
circuitry (tested already) -

W.O. to lab for the second FPN-41 timing chassis - still
working on new inhibited F.F. circuit.

Data taken on the 0202-100kc oscillator output
impedance and the load presented to this oscillator
by the (two) FPN-38 timer connections alone and
one and two hp-113 BR clock/freq divider -
used method of equivalent resistance to reduce
oscillator output to 1/2 its open circuit value -

results from
meas on two
diff. 0202's


APPROX Z_{OUT} 0202 OSC = 4K $E_{oc} = 120$ $E_L = 60V$

APPROX Z_{LOAD} ADDED BY FPN-38 = 2.7K $E_{oc} = 120$ $E_L = 50V$

" " " " (1) CLOCK = 200 Ω $E_{oc} = 120$ $E_L = 8V$


" " " " (2) " = 120 Ω $E_{oc} = 120$ $E_L = 4 \frac{3}{4}V$

Asked for the impedance matching transformers (as shown)
to send from Radio Washington:



(advised on 6/19/62 that they are
on the way.)


Data taken on reset pulses of FPN-38



(AN/FPN-38
Timing Cabinet)

equp. mounting space
available. 70"


6/18/62



70.00
62.75
7.25
62.75
7.25
70.00

(7 1/4" for all
other spaces)

$$\begin{array}{r} 62 \frac{3}{4} \\ + 6 \\ + 1 \frac{1}{4} \\ \hline 69 + 1 = 70 \end{array}$$



W-234 (CONT)

6/19/62: Have ordered parts for 100kc amp (procurement made upon
but district did not issue to "State Electronics Parts" until
6/14/62 with 14da delivery - plan to call for possible speed
up - also ordering parts today for the FPN-38 timing/reset
circuitry (estimated already) -

W.O. to lab for the second FPN-41 timing chassis - still
working on new inhibited F.F. circuit.

Data taken on the 0202 - 100kc oscillator output
impedance and the load presented to this oscillator
by the (two) FPN-38 timer connections alone and
one and two hp-113 BR clock/freq divider -
used method of equivalent resistance to reduce
oscillator output to 1/2 its open circuit value -

results from
meas on two
diff. 0202's


APPROX Z_{OUT} 0202 OSC = 4K $E_{OC} = 120$ $E_L = 60V$

APPROX Z_{LOAD} ADDED BY FPN-38 = 2.7K $E_{OC} = 120$ $E_L = 50V$

" " " " (1) CLOCK = 200 Ω $E_{OC} = 120$ $E_L = 8V$


" " " " (2) " = 120 Ω $E_{OC} = 120$ $E_L = 4 \frac{3}{4} V$

Asked for the impedance matching transformers (as shown)
to send from Radio Washington:



(advised on 6/19/62 that they are
on the way.)

Data taken on reset pulses of FPN-38



U-234 (CONT)

6/19/62 (CONT)


Testing slightly different inhibit FF (#2): this has grounded cathode with grids returned to -150 (divided) - same 5814A tube - tests show problems with the impedance presented on the trigger input circuit. causing the signal coupled over from the opposite plate to be lost (ie into too low an impedance due to impedance by trigger circuit) -

6/20/62: Coupled trigger into FF #2 thru diode - this appears to correct F.O. problems and it works OK & up commutating capacitors (180V signal) - application of 20-40 pF of commutating capacitance gives a nice 1 to 2 usec rise of pulse - amplitude ~130V - should have more to compensate for voltage division down to -150V (to get a 0 to +100V inhibit pulse) - varying value of the plate to grid and grid to -150 resistors to get a better RC between commutating elements.

Continuing work on 41 timing chassis - fabrication of the second chassis has commenced.

Majority of components for the 100KC amp & the FPN-38 read circuitry have been ordered - the two F.F. boards have not yet been rec'd nor have other parts - drawing up requirements for small power supply for FPN-38 - clock / 1/2 PR divider circuit.

Coupled the INHIBIT FF #2 waveform (~120 to 290V) thru a 1M variable resistor to -150V



$$R_1 \approx \frac{1}{2} \frac{R_1 + R_2}{R_1 + R_2}$$

$$R_1 + R_2 = 5M \text{ (Pot.)}$$

$$C_1 \approx 200 \text{ pF}$$

Adams a good (~2 usec) rise and fall of the inhibit waveform.

Attempted to couple the waveform into the 100KC section of the divider - unable to achieve a desired inhibit of the 100KC - BST by direct, diode or resistive coupling into the BST switching grids, BST driver cathode or 100KC squarer cathode.

U-234 (CONT)

6/21/62

Will attempt now a slight variation for causing the FPN-41 divider to stop on reset and start on the negative timing pulse: using the POSITIVE going inhibit waveform, will differentiate to get a POSITIVE going trigger (FIRST ONE) and a NEG. going trigger (SECOND ONE) - then apply the (+) to the cathode of the 100KC - BST to extinguish the beam and the (-) to spade #9 to reform the beam at the time of desired reset.

Measured the time difference existing between normal divider reset and the time of start of the inhibit pulse (FF being triggered by a gated & inverted divider clear trigger) - there appears to be about 1/2 usec delay before the start of the inhibit pulse up and due to slope of the leading edge of the inhibit waveform, about 2 usec additional before the pulse will reach full amplitude - This should be time enough for the (+) inhibit pulse to hit the BST cathode after normal divider reset has formed the beams on spade 9, and extinguish the beam again (ie do not want the inhibit pulse to extinguish the beam and have normal divider reset there at the same time to reform the beam) - This will preclude having to stop the 100KC amp; squarer and BST driver (BST will not switch if beam not formed) and there should be no delay in getting the divider going again at the time of desired reset (un-inhibit).

FPN-38: necessary to have (-)15V to run the 4X & 10X modules - boards themselves will draw about 200mA - if voltage divide the (-)28V available in the timer to (-)15V this will cause additional (as much as 300mA) drain on the $\pm 28V$ power supply - under normal operation, timer draws about 440mA from the (-)28V half of the timer-power supply and power supply is rated at 1.5amps.


$$\therefore 440 \text{ mA} + 200 \text{ mA} + 300 \text{ mA} = 940 \text{ mA}$$

The power supply should be able to take this load - plan to check out today - if not then add'l power supply must be provided (built) -

Calling Mr. David Pinniston @ DIGITAL EQUIP. CORP. today to see if he can expedite delivery of both the borrowed modules and the 4 modules ordered from his company. - received digital logic handbook from him on 6/20/62 -

W-234 (CONT)

6/21/62 (CONT):



Loaded down the FPN-38 (-) 28V power supply with an equivalent resistive load equal to or greater than it is expected the timing circuitry will load - about 0.9 amp turn off (including normal timer requirements) and it is felt this is not too excessive (P.S. rated @ $1\frac{1}{2}$ amps) - plan to go ahead and not build addl. power supply

Still attempting to couple in the FPN-41 inhibit waveform or trigger to 100K BST circuitry - attempted to couple in the following ways - in each case, the problem resolves down to one of achieving an adequate impedance match in order to couple in the desired energy to do the job:


(a) Pos. INHIBIT $\perp$ ON TO 100K BST SWITCH GRIDS @ C9 & C10

here Z looking back toward inhibit circuitry appears to be too small compared to the hi Z grids & the switching waveform amplitude degenerates immud on hook up - also inhibit waveform not effectual (will go back to this)

(b) Pos INHIBIT $\perp$ ON TO cathode of V2B (100K square) - here load of cathode < inhibit load & inhibit waveform degenerates to point of no effect

(c) Pos TRIGGER $\perp$ ON TO cathode of 100K BST - again Z working into is too small & trigger ampl reduces below value necessary to cause desired action: (ie clear the tube)

plan to change (increase) value of the capacitance coupling off the INHIB. F.F. so can decrease value of Bleeder to get better impedance match



W-234 (CONT)

6/22/62:

Started to work on the inhibit of FPN-41 but timer had to be used for decca project & secured early in AM -

Another plan to cause FPN-41 inhibit is to hit the 100K BST cathode with a large (100V) trigger to turn off the beam immediately after the normal divider clear/reset has caused the beam to form on spade 9 (& shift to 0) - then at the time of the standard (or delayed standard) second, hit spade 9 with a negative trigger to cause the beam to form again - this includes having to stop or interfere with the 100K driving signals to the BST and should give a ~~trigger~~ result which occurs at the time of the standard (or delayed standard) second - going ahead and building a THYRONON pulsgenerator, copied from the timer, to give a good positive trigger to work into the relatively low impedance BST cathode

The wiring has been completed on the first FPN-41 timing chassis and is being set up for test & shakedown - tested out chassis - all OK except for shape of the "one sec" negative timing pulse out (distorted - too long) - this is a coupling and impedance problem so plan to connect up the long length of RG-59B/U cable thru which this pulse will have to run to timer (from read panel) and then work this problem out:

Timer still tied up all day with W-232 - FPN-38 parts not in yet

6/24/62: TAC Conference - brief CO up to date on project for his trip to H.B.


6/25/62: Timer obligated to W-232 (decca blanking project)

Connected up the 2021W read generator driven by a positive trigger derived from the (+) going inhibit signal from F.F. #2: - trouble coupling off this pulse and still maintaining a sufficient negative trigger (100V) to be used on spade B-9 (as discussed above) - also the timer read generator has a natural period of around 5 cps ($T = 200,000 \mu\text{sec}$) so had to connect a large resistor from B+ to the cathode to stop this - finally achieved the desired coupling, differentiating & impedance matching of information from F.F. #2 to cause the read gen to work properly and to give a good neg

W-234 (CONT.)

6/25/62 (CONT.)

Trigger from the FF #2 waveform at the time of the standard second:



This should give us a good (+) trigger into the relatively low impedance cathode ($\sim 4K$) of the 100Kc BST and a good negative trigger onto the high impedance spade #9 of the 100Kc BST. Will test when can get timer.

Continuing on with connecting up info from the timing cabinet so can get fixed values set to give desired info out - running the RS-54B/U cables that the on-site timing pulses will look into and connecting patch board for clock info to timing chassis.

Second timing chassis const & inst. of parts started


6/26/62:

Completed initial testing of the first timing chassis (FPN-41) - obtained acceptable "NEG TIMING" pulse to operate flip-flops; acceptable "LSTS ADD" waveform thru long length of cable (as will be going to timer) - will have to shape the "ONE SEC" trigger going to the timer after run thru long length of cable -

Can now disassemble the vector board set up except for the crants to be on the printed boards -

Setting up to test LSTS add circuit when can get use of the timer (still obligated to W-232):


Received two (2) ea, 100Kc matching transformers from Radio Washington -



W-234 (CONT.)

6/26/62 (CONT.):

Breadboarded 100Kc transformer as shown below & connected to 0202 osc in FPN-38 & to the cable leading to bath clocks



① w/ timer conn to osc alone, $E_{osc} \approx 48V$ p-p

② w/ osc output to XFMR & "T" to timer $E_{osc} \approx 50V$ p-p

③ E_{out} to clocks $\approx 3\frac{1}{2}V$ p-p (sufficient to drive bath clocks)

∴ This appears not perfect but acceptable means to take 100Kc to timer & low imped clock from one osc & thus will have small cans built to contain input/output plus XFMR suitable for mounting on cabinet near 100Kc osc


Digital modules did not arrive today - timer occupied all day (FPN-41) with decca blank project -

Fabricated reset gen from breadboard of timer divider circuit & ginnata - connected up & satisfactorily tested:

Found FPN-41 divider reset gen has natural period of approx 0.7 sec - by adding 30 mfd to the 5 mfd capacitor in cathode could extend period out to $1\frac{1}{2}$ sec or sufficiently to allow one (1) sec reset if this method used -

6/27/62:

Using set up on opposite page and the fabricated reset gen, attempted various means of resetting the divider (FPN-41) by pulsing cathode (+) and spade #9 (-) immud. after divider reset (normal) - finally achieved the amplitudes needed in the (+) & (-) pulses where they are connected in the circuit:



2021W RESET GENERATOR

gives good low impedance output positive trigger for use as a clear pulse on the cathodes of BST's

W-234 (CONT)


6/27/62 (CONT): Attempts to reset 100KC BST with "reset" and "clear" generated from the inhibited FF #2 output

① applied clear (+) pulse to cathode of 100KC BST thru C-12 removed from ground - C-12 too small so substituted 0.22 mfd cap - could satisfactorily clear BST providing the normal timer divider reset was disconnected from the tube @ junction of C13, R47 and R48 - with normal divider reset occurring about 2 μ sec ahead of the applied clear pulse and being about 15 μ sec wide, the applied clear is ineffectual in extinguishing the beam (ie amplitude of the reset pulse on spade #9 is still quite large after 2 μ sec & the beam is held on spade #9)

This could be corrected by delaying the applied clear pulse by 5-10 μ sec or by lengthening out the applied clear pulse duration or by sharpening up the divider reset pulse to make it much narrower (say about 2-5 μ sec wide) But there are other problems

② Applied a reset (-) pulse to spade #9 of the 100KC BST at junction of R-47 and R-48 through a 2200 pfd capacitor - the BST could be reset with this pulse once it was in the cleared state however with the normal divider reset line connected, the tube could not be properly cleared to make operational test but with divider reset line disconnected the BST could be cleared & reset with the trigger derived from the inhibit waveform.

③ By disconnecting the normal divider reset line as noted above, in ①, and letting the divider get started properly on rate SF, could get divider reset in synch upon hitting the reset button just before the one second clock trigger was due, could reset the divider to within 300 to 600 μ sec of the clock but no closer:



W-234 (CONT)

6/27/62 (CONT):

The problem, apparently, is this: the inverted ~~reset~~ ^{clear} coming just after normal divider reset (~2 μ sec later) properly clears the 100KC BST (which now has normal divider reset disconnected from it). Normal divider reset has also reset the 10KC BST and the beam jumped to T & immediately on reset. Then when our inverted clear comes along to the 100KC BST, the beam in all probability is on spade 9 or just going to spade 0, and when the beam is extinguished, this may send a trigger to the 10KC BST driver causing the 10KC BST beam to jump to target 1 - with the 100KC BST now OFF (beam extinguished), the divider is STOPPED but instead of the beam in the 10KC BST being on spade (target) 0 as desired, it is probably on target 1 - Then at the time of the one second reset pulse derived from the clock, a negative reset is inverted on to spade 9 of the 100KC BST and the beam forms on 9 and shifts to spade 0 immediately - this puts another trigger to the 10KC BST driver and the beam jumps to target #2 of this BST - This is supposed to be time 0 now and 100KC trigger causes the 100KC BST to commence counting and when it comes around in its normal counting sequence to the transition (switch) from spade 9 to spade 0, a trigger goes again to the 10KC BST driver and the 10KC BST beam jumps from target #2 to target #3 instead of from target 0 to target 1 as we desire - Therefore we pick up at least 200 μ sec time difference here between the time of the standard second and the time of divider reset. The additional time (300 to 600 μ sec) is probably due to some other transient trigger getting to the 10KC BST driver causing the beam in that BST to be somewhere between target 3 and target 6 at the time the 100KC BST starts its normal count again.

CONCLUSION: It appears that this method of achieving divider reset would be undesirable as it would involve going into the divider and into each BST with a different clear/reset approach than is normally used.


Now plan to return to the original idea of inhibiting the 100KC going to the 100KC BST driver or inhibiting the driver itself. The problems of previous tests of this nature may be resolved by extending the natural period of the timer divider reset out to 1 1/2 seconds (see page 101)

6/27/62:

Called DIGITAL EQUIP CORP on the modules they are sending on loan - they stated the boards were mailed parcel post (special handling) on 6/25/62 and should be here today or tomorrow.

Planning to get all circuits possible breadboarded except the F.F. modules in hopes we can save some time.

The overall FPN-38 plan is as follows: (RATE SLP)




Working on $\checkmark$ units now:

NOTE: Modified the orig RESET CIRCUIT to accept a negative trigger (derived from clock) in lieu of the originally planned 3 msec clock pulse & installed new UTC PIP-8 (P-180-AF) transpans into reset circuit (replacing breadboard ones)

FPN-38 Set up info:


RESET CIRCUIT:




VOLTAGES: R/W (T8) -28V } FROM TB9 - ON LEFT, FWD TERMINAL BOARD
G/W (T9) +12V } LOOKING IN FROM BACK OF TIMER
B/W (T10) -12V }

TRANSISTORS

F.F. 2N1214
remainder 2N1303



PNP



divider reset taken from J-12; pin H

inhibit fed into base of Q-03 on AO200 board - Term J-2 (#8 or J)
(see small ink spot) - resistive coupled


using neg pulse from clock; -10V w/ 30 usec width (neg pulse from clock)

6/28/62:

Disassembling FPN-41 used breadboard except for the FF's & reset circuits not already assembled in prep for further tests of inhibiting the noise end of the divider. - restored FPN-41 timer to normal conditions after 6/27 tests on 100KΩ - BST.

Plan to continue on with setting up FPN-38 circuitry to accept 4215 boards

LOGIC 2nd 4215 F.F. ($\div 16$)



Continued to work on the FPN-38 reset circuitry - changed input circuitry to accept a NEGATIVE trigger as it is planned to have available from the 1/2 P.P.R. waveform (see above) -
Some difficulty with this circuit - SKUTINS on leave today

W-234 (CONT)

6/29/62: Contd. to work on the FPN-38 reset breadboard - having some difficulty getting F.F. to work as before -

Received 4Bit modules (on loan - 4ea) from the Digital Equipment Corporation today - started to set up those with needed voltages to test

7/2/62: Contd. to set up 4Bit Modules for test - unable to achieve the needed fast rise time ($\sim 0.2 \mu\text{sec}$) in the input 1Kc trigger (square wave) derived from the clock - tested the 4Bit board (wired for decade division) with a 1Kc square wave input from a square wave generator having a fast (+) going waveform and achieved very satisfactory operation - will have to design a new 1Kc squarer (were using copy from FPN-38 timer) which can give us the desired fast rise waveform to drive the divider.

The cleaned up FPN-41 inhibit/gating flip-flops on the breadboard were tested & appear to operate O.K. - as have time, plan to cop. (large) into 100Kc section of the FPN-41 divider (100Kc end) to get desired inhibit of the divider

7/3/62: Picked up the lab sq wave gen & fed into 4215 board (decade divider) & 1Kc - board operated OK - then connected up the -16 board and it operated OK -

Still working on generating a good enough ($< 0.2 \mu\text{sec}$) rise time 1Kc square wave to run the 4215 boards -

Difficulty finding dc power supplies - now going to set up the boards adjacent to the FPN-38 timer so can pick off needed voltages -

Plan to bread board a 1Kc sq wave gen (from model of 100Kc square wave (squarer) from FPN-38) and feed this into the 1Kc clipper and amplifier board (#13A2A 0400) from the FPN-38 - then attempt to pull off the needed 1Kc signal to fire the 4215 board.

W-234 (CONT)

7/5/62: Setting up equip behind FPN-38 timer - picking needed dc voltages to set up - getting set up to wire in 1Kc squarer and 0400 board -

Called Eng Roth @ WRS on the hp-equip being sent - he advised it has already been sent - will check -


Measured ambient oper. temp inside hp-113BR clock and hp-724BR power supply:

H06 & H07 (113-BR) clocks = 26°C

hp-724 BR power supply = 28°C

Picked up hp-724BR power supply and hp-160 scope from WRS - clock still to come:

Connected up the FPN-38 - 0400 board fed by output of the copied 100Kc square from FPN-38 - then fed 4215 board (wired as decade divider) with output "E" from 0400 board thru following network:



holding voltage lowered to ~ 8 volts & could get decade and $\div 16$ boards to operate OK producing $1/2$ P.P.R waveform - also operating 4215 Board @ -12V in lieu of -15 - operation OK.


But if bring holding volt up to +10V - no go:

Need an amplifier after the 1Kc squarer in order to drive 4215 board - plan on trying the amplifier advised in the 0400 board to do this.

Working on getting the FPN-38 timing cabinet equipment into place for spacing & to establish criteria for having monitor/reset panel made up.

U-234(Cont):


FAN-38 BLOCK DIAGRAM: 7/6/62 JPC



7/6/62: The HP-113 BR Clock and specific products received arrived from WRS in AM - Continuing on with fitting equipment into the FAN-38 timing cabinet.

Continuing to work with the $\frac{1}{2}$ PRR generator (from 1KC) circuits - building an amplifier taken from the FAN-38 0400 board to get desired triggers for the $\div 10$ 4215 board - also plan to investigate the 1KC square in the 1K selector board (13A2A 0800) for operating on the 1KC out of the square already built - will need a trigger amplifier out of the $\div 16$ 4215 board so plan to try the trigger amp. as in the FAN-38 (0800 board).





The use of the 1KC square (taken from the 100KC square on the 0200 Board) and the amplifier taken from the 0400 board appears to give desirable and satisfactory triggers to the $\div 10$ DEC 4215 Board.



U-234(Cont):

7/6/62 JPC

Pre-set to "K" divider to insure correct procedure
reset: RESET BUTTON




After manual reset, the timer $\frac{1}{2}$ PRR will be in step with the $\frac{1}{2}$ PRR generated from the clock 1KC:

W-234 (CONT)


7/6/62 (CONT)

fed output (Z) of $\div 16$ board to (E) input of $\div 16$ board and carried $1/2$ P.P.R waveform produced at the output (Z) of the $\div 16$ board. (rate 510 $\div$ 80,000 μ sec)

Constructed differentiator and negative clipper for operating on $1/2$ P.P.R output - constructed trigger amplifier from the FPN-38 board



Above circuit produces negative reset to the read circuit as follows:



7/9/62: Set up the transistorized FPN-38 read/inhibit circuitry on bread board and fed in the above timing pulse as well as the timer divide reset. - having trouble getting the two flip-flops (2N1214's) to operate properly - made up complete car is schematic - continuing

Fitting together the FPN-38 timing cabinet equp to get all gear in & properly spaced - preparation for arduous the finished read/monitor panels -

Checking on parts already around -

7/10/62: Continuing to check out the read/inhibit circuitry - still having trouble. COND. on setting up reset/timing cabinet

Basic chassis to hold DEC-4213 Boards have been made up and proceeding to wire them up - terminal strips mounted on back/side of the 4213 holders will contain circuitry for feeding the 4213's as well as the read/inhibit circuitry -

W-234 (CONT)

7/10/62 (CONT)

The 100K amplifier (FPN-41 phase) have been used except for transistor holding up on this completion till get FPN-38 phase rolling along

7/11/62: Completed setting up FPN-38 timing cabinet equipment location and fitting of monitor/read & blank panels - made up drawings for forwarding to WES for finished panel construction - plan to give to LOR Hohl for hand carry to LT Bartsen -

Phone call to LT BARTSEN: requesting extension on FPN-38 phase - he advised project extended to 1 Sept 1962 - letter to follow:

COND. to de-bug the FPN-38 timing/read breadboard - still having trouble getting an acceptable negative trigger upon pushing read button -

Going ahead with design and fabrication of an alternate FPN-38 read/breadboard using standard two transistors (2N167) flip-flops and along the same logic as before - this is in anticipation that the one transistor (2N1214) circuits do not meet operational and stability requirements of the project.

Added distilled water to HP-724 BR power supply batteries - found all cells low: - charging them

Modified the two HP-113BR (H07) - two (2) second clocks by bringing 1Kc (CW) from front of panel to AUX of pulse jack on external back:

7/12/62: Found that the two (2) second pulse from clock is feeding in on the modified 1Kc connections made yesterday, causing the 4215 divider to jump 1000 μ sec every two seconds - must find another way to get the 1Kc to the 1Kc selection panel.

Succeeded in getting the FPN-38 timing/read circuit working as desired - put inhibit into timer and achieved acceptable, repetitive read back to the timing of the clock - testing enough to see if will fail -

Completed assembly of the divider and trigger circuitry

W-234 (CONT):

to feed the FPN-38 reset circuit, on chassis suitable for mounting into the timer synchronizer. - Cont. to clean up.

Took mod. out of HP-1138R clock & restored aux pulse output as originally run - running 1KC from front of clock back thru a blank panel (BNC fittings) to the 1KC selection board.

7/13/62: Continuing to clean up the FPN-38 timing cabinet installation - drilled several holes in top for ventilation - cont. with maintenance cleaning, filling & changing of the HP-724BR power supplies -

Reset circuit (FPN-38) still working O.K. - cleaning up and standardizing components where Pan - modified one of the "K" divider boards to accept a pre-set pulse in order to insure that the $\frac{1}{2}$ PRK waveform is in the same state upon each reset - will test later - ran several aux cables out of timer to get info to breadboarded reset circuit -

7/14/62: LT BROWN here from H.Q. - showed him the progress to date - starting to send bid parts recd. already and on hand in preparation for building first engineering model of FPN-38 reset circuit - cleaning up FPN-38 reset circuitry in attempt to arrive @ some standard component sizes -

Had some trouble with the 2N1214 transistor F.F. - would not trigger properly - went thru all used ones w/o success - put in new ones & all OK - setting up for putting heat on the circuit -

Finishing up design of FPN-41, 100V @ amplifiers - connecting transistors -

Continuing to parallel design & breadboard of FPN-38 timing reset circuit using 2N167 (common in FPN-38) transistors will decide on most stable circuit later:

Plan to have a heat lamp put on the FPN-38 breadboard from midnight to 0800 for failure tests:

W-234 (CONT)

7/17/62: Circuit (FPN-38) operated OK with temps @ about 98°F @ 0800 this AM - applied more heat (up to about 120°F) and circuit stopped - added commutating capacitors across trigger coupling resistors & they worked OK - finally used various methods of diode coupling in trigger to the two flip flops:

Cont. with FPN-38 timing cabinet equip installation - rounding up parts needed for assembly of the FPN-38 timing reset circuit - laying out the remaining circuits for the FPN-38 reset chassis -

Run temp tests on FPN-38 reset circuit (breadboard):

Time	Temp	REMARKS
ϕ	36°C (97°F)	operation OK
$\phi + 10 \text{ min}$	43°C (110°F)	STOPPED - INHIBIT FF becoming due gate FF cont. open
$\phi + 15 \text{ min}$	35°C (95°F)	operation OK
$\phi + 20 \text{ min}$	38°C (100°F)	Inhibit F.F. becoming erratic - gate FF operation OK
$\phi + 22 \text{ min}$	41°C (106°F)	gate F.F. operation OK but inhibit FF goes up & will not come down (remains in the "INHIBIT" state) - immediate on turning off the infrared heat lamp, the F.F. goes to its normal state & operation although not perfect is acceptable

CONCLUSIONS: Believe this circuit using the 2N1214 will perform satisfactorily up to temperatures of 100°F - at these temps, the FPN-38 will not operate so it appears the reset circuit will operate at temperatures that the timer operates at:

The #2 FPN-41 timing cabinet chassis was completed, wired in & tested - operation appears normal - cont. on with assembly of the 100V @ amplifier circuit - it must be tested next before assembly in the chassis -

7/18/62: Received letter reversing FPN-38 completion date to 1 Sept 1962:

Applied a negative pre-set to the "K & L" divider (120) board (as modified) at the time of timer manual

W-234 (CONT)

7/18/62 (CONT). reset and advised the proper (in synch with the divider) $\frac{1}{2}$ P.P.R. waveform upon each reset - this incorporated into the reset circuitry and construction of the remaining reset circuitry on the chassis is continuing.

Preparing engineering model of charged 100K amplifier for tests, adjustment, etc

7/19/62

Construction of the engineering model of the FPM-38 continuing - all parts probably will fit on the 4 boards attached to the divider holder.

Looking into the FPM-41 reset/timing chassis to determine the stability of the "timing pulse" being generated from the clock info -

7/20/62

Cont. of FPM-38 chassis continuing - should be done today -

Set up a delayed clock trigger thru the hp time comparator in order to accurately check the stability of the FPM-41 generated timing trigger - find that the presently installed delay phantom is unacceptable as pulse jitter and jump run out to greater than 60 nsec - will have to improve or find new phantom or find some other means to delay the trigger by ~ 100 nsec.

7/23/62

Setting up the completed FPM-38 divider/reset chassis for test - found some difficulty with poor connections on the 445 plug-ins - corrected - having trouble getting the gating FF to operate properly and produce the desired output level for the diode gate - the 1214 FF has a tendency to stay in the on (high) state and not turn off with the + signal coming thru the pulse transducer - this is function of the push-button trigger generator loading and the pulse amplitude of signal coming from the pulse transducer - plan to re-design the slave signal (increase size of the pulse transducer to give more signal) and work on improving the loading on the 2N1214 base from the push button output circuitry -

On the FPM-41 delay phantom circuit - plan to change this so that the output square waveform delay is a function of a holding voltage (clamp level) on the plate rather than control the delay by varying the value of the grid resistance -

W-234 (CONT)

7-24-62:

Diff FPM-41 delay phantom to use:

$$t_d = \text{OUTPUT DURATION} \approx R_6 C_1 \frac{V_c}{E_{bb}} (\text{sec})$$

desire to have a variable delay of from 500-1200 nsec by varying R

using values as shown

$$\textcircled{1} R_6 = 2.2M \quad C_1 = 1200p$$

$$V_{c1} = \frac{t_d (E_{bb})}{R_6 C_1} = \frac{(1200 \times 10^{-6}) (300)}{(2.2 \times 10^6) (1200 \times 10^{-12})} = \frac{300}{2.2} = \underline{136 \text{ VOLTS}}$$

$$V_{c2} = \frac{(500 \times 10^{-6}) (300)}{(2.2 \times 10^6) (1200 \times 10^{-12})} = \frac{500}{4(2.2)} = \underline{56 \text{ VOLTS}}$$

$$\textcircled{2} R_6 = 2.2M \quad C_1 = 1000p$$

$$V_{c1} = \frac{(1200 \times 10^{-6}) (300)}{(2.2 \times 10^6) (1000 \times 10^{-12})} = \frac{3600}{22} = \underline{164 \text{ VOLTS}}$$

$$V_{c2} = \frac{(500) (300)}{(2.2) (1000)} = \frac{300}{4.4} = \underline{68 \text{ VOLTS}}$$

$$\textcircled{3} R_6 = 1M \quad C_1 = 1000p$$

$$V_{c1} = \frac{(1200) (300)}{(1) (1000)} = \frac{3600}{10} = 360 \text{ VOLTS} \leftarrow \text{NOS}$$

looks like $\textcircled{1}$ or $\textcircled{2}$ above will do:

so perusing $\textcircled{2}$ above to keep C_1 as small as can

RA

$$R_A = 120K$$

$$I = 300/288K = 1.04mA$$

RB

$$R_B = 100K$$

$$\text{drop across } R_A = (1.04)(120) = 125V$$

RC


$$R_C = 68K$$

$$\text{drop across } R_B = (1.04)(100) = 104V$$

$$288K$$

$$\text{opportunity at } \textcircled{1} = 300 - 125 = 175V \checkmark \text{ OK}$$

$$\text{opportunity at } \textcircled{2} = 175 - 104 = 71V \checkmark \text{ OK}$$



$R_6 \pm 5\%$
 $V_{c1} < 0.1\%$
 or < 1000 nsec delay.

W-234 (CONT)

7/24/62 (CONT): Checking divider for resistor power dissipation:

$$\begin{array}{lcl}
 125 & P_A = (125)(1.04 \times 10^{-3}) = .135 \text{ watts} & (.001 \text{ W OK}) \\
 104 & P_B = (104)(\text{ " }) = .114 \text{ " } & (\text{ " }) \\
 729 & P_C = (71)(1.04 \times 10^{-3}) = .074 \text{ " } & (\text{ " })
 \end{array}$$

In testing modified circuits (changed value of transistor bypass caps in 2N1303 to .01 μ F) shorted out parts of circuit due to wire having lodged across transistor F.F. (INHIBIT 2N1214) - corrected this - replaced 2N1214 - 2N1303 still had - to complete & test tomorrow.

7/25/62 Cont. working on the FPN-38 reset/timing circuit - varying the component values in the push button reset circuit to decrease its loading effects on the gating flip-flop (2N1214) - circuit operating OK.

7/26/62: Tested the FPN-38 timing/preset circuit external to timer and operation appears normal - commenced installing the circuits and hooking into the FPN-38 - keeping record of detailed installation to form basic installation instructions.

7/27/62: Continuing to install reset circuitry into FPN-38 timer - putting in a small DPST switch for facilitating complete disconnection of the divider inhibit and the K divider preset.

7/30/62: Completed basic installation of the FPN-38 timer timing/preset circuitry and initial tests indicate operation satisfactory - although some cleaning up will be necessary on the methods of coupling in the inhibited waveform from Q11 - also the cable used to run from the timing/preset circuitry (presently using a good quality shielded cable as used by Sperry in the FPN-38) must be investigated.


Completed running the monitor/preset functions from the timer to the timing cabinet (monitor & 1KC selection panel) - all functions appear normal with no apparent loading on the timer circuits.

Commenced building the second FPN-38 chassis as done in the first model.

The following data lists key circuit connections made to the FPN-38 timer for picking up power and timer info and K divider pre-set (to ensure proper ϕ code on each reset) and for picking off monitor information.

W-234 (CONT)

7/30/62 (CONT):



7/31/62: Cont to test FPN-38 reset circuit - changed the cable carrying the inhibited waveform from the timing preset circuit to J2-J (0100 BOARD) to micro-dad coaxial cable - operation of the circuit OK - get positive reset back to time & ea. time and can adjust ± 3 to 5 usec the position of reset by changing phase of 1Kc in clock - also get reset back to the same phase code upon each reset - (ie the same $\frac{1}{2}$ RPR sequence as is in the timing preset circuit).

Commenced churning down parts needed for the two final chassis for the FPN-38 reset circuit.

8/1/62: FPN-38 timing preset circuit still operating OK - must allow about 15 to 20 minutes warm up of timer (from a completely OFF condition) for positive reset back to zero ea. time.

Commenced wiring up the two addl finished chassis for FPN-38 reset - (work being done in lab).

8/2/62: FPN-38 timing preset circuit still working - approx 0.2 usec jitter maximum observed between divider reset and the generated 160,000 usec timing pulses.

Checking on order for four addl DEC-4215 Boards - called Pinniston - order should be here by end of August for shipment.

Commenced putting together a complete spare parts list for the FPN-38 reset/timing circuitry.

8/3/62: FPN-38 timing preset circuit still working - starting on the installation and operating inst.


Working on the alarm system - some difficulties encountered since the timer/preset waveform is so sloppy and slow rising - Const of the two finished chassis cont.

8/6/62: FPN-38 timing preset circuit still working - reset worked immediately on changing the timer today - still working on an acceptable alarm circuit - const. of the two finished units continuing.

8/7/62: FPN-38 timing preset circuit still working OK - still working on breadboard of the alarm circuit - construction of the two finished units is continuing - scope (topom) in FPN-38 timing

cabinet failed this date due to excessive heat - taking scope out and setting up plans to move the blower from the bottom to the middle of the timing cabinet.

8/8/62: FPN-38 reset circuit working OK - cont. of const. of two final chassis - cont. to investigate an alarm circuit following the diagram shown below.



Picking up odds & ends on timing cabinet (FPN-38) - starting on writing installation inst - routing cables - etc.

8/9/62: FPN-38 reset still oper OK - two Boards finished up late today - ready for mounting, harness wiring - around a large capacity axial capacitor fan to ~~be~~ mount on top of FPN-38 timing cabinet.

Drawings to A.E. on reset schematic - took scope pictures - laying out repair white up - cont with monitor installation -

8/10/62: Removed FPN-38 reset circuit from synchronizing to get wiring set up for two new finished boards - circuit operated OK & w/o failure since 7/31/62 & ie 10 days.

Wiring up new boards - making cables - making cable dup - writing repair - setting up dup, photos needed - etc.

8/13/62: Received expand fan for FPN-38 timing cabinet & preparing installation - const. w/ wiring of new chassis (divider & reset) leads - recd parts from WRS.

8/14/62: Cont. of mounting fan - new panels - wiring in timing cabinet - installed #2 divider & reset chassis - followed & completed installation inst - tested chassis as installed and it worked OK except that got about 30 to 40 usec offset in time of 160,000 usec trigger & ensuing divider resets - investigating this -

W-234 (CONT)

8/15/62: Continuing with testing of the #2 FPN-38 "Divider & Reset" Chassis (timing modification) - all the new circuitry appears to operate OK but still getting a time difference between time of divider reset and the time of the 160,000 usec clock pulse after push to reset - the divider reset appears on the trace earlier than the 160,000 usec pulse so when the 100kc square is inhibited, it appears that the FPN-38 timer divider chain is continuing to run long enough (after the 100kc is stopped) to cause the timer divider to be set not on zero but at some point along early in the count - measured the amplitude of the 100kc input to timer (from osc) of the URA-11 & 0202 input amplitudes are approx the SAME - then went to the AN/FPN-38 technical Manual, Volume I and adjusted the amplitude of the 100kc signal on Z5-14 in the transmitter adaptor to exactly 5v peak to peak using R109 in accordance with paragraph 2-9-g (3) of the technical Manual, CG-273-59 (see page 2-34) - this cleared up the problem and there is no discrepancy now between the time of normal divider resets and the 160,000 usec clock pulse which ensues after push to reset -

Therefore, it appears that the 100kc square (Q3 & Q4 on the 0200 Board in the timer) is sensitive to the amplitude of the input 100kc on the base of Q3 (where we are also inhibiting to cause timer reset to the clock) and if the amplitude is too great, the 100kc square will continue to operate for a short time AFTER the 100kc is stopped giving the discrepancy noted above

Now plan to investigate:

① the range in 100kc amplitude adjustment of R109 to give satisfactory timer reset

② addition of decoupling assistance between the coupled emitters of Q3 & Q4 in the 0200 board in the attempt to reduce any positive feedback sufficiently to allow a greater range in the variation of the input 100kc timer reset each time even tho R109 may not be adjusted exactly as specified.

Continuing with run in test of #2 ~~the~~ divider and reset chassis and with final assembly of the timing cabinet and #1 divider and reset chassis - mounting all name tags - etc

W-234 (CONT)

8/15/62 (CONT)

Modified one 0200 Board by installing a 12 ohm resistor in the common emitter lead between Q3 & Q4 in hopes of cutting down any regeneration in the 100kc square - tested by varying 100kc drive to timer from oscillator (at R109) and found that this corrected the variation in time between divider reset and the 160,000 usec trigger - up to this emitter coupling resistance, could only vary 100kc drive a 0.1 of a volt or so above the set at 5v p.p. but after adding resistance, could decrease 100kc to 4.0v p.p. and raise as high as 10v p.p. and still get the desired timer reset - plan to confirm test on cold timer - had timer problems today - in -12v power to the divider - investigating:

8/16/62: Cont. to check out FPN-38 timer to find reason for failure - finally found dirt solder, etc in the plug in for the 5500 board - found most of the B divider bad - replaced several transistors in the A B & C dividers - resoldered one broken lead and timer was restored to normal operation - reset circuit mod operation still OK (#2 used)

Made operational test of the reset system - put FPN-39 on SLO into dummy load - put FPN-41 timer in operation as slave station - jumped the FPN-38 and master signals (from FPN-39) came exactly back on scope where they should have been upon reset and in the proper phase code - all operations checked out O.K.

Completed installation of timing ~~and~~ ^{cabinet} for small items - hooked into timer - operation all OK - started collecting up some spares to ship out w/ the equipment - preparing for photos & installation of #1 unit for test - writing report - installation inst.

8/17/62: Photographs taken today - installed new #1 Divider & Reset Chassis for the modification - operation OK - performed an operational check on the system as done on 8/16 using FPN-41 as slave - check OK - resynch w/in same tolerance as timing equipment (ie w/in 0.2 usec) - writing report - ops & installation inst.

8/20 & 21/62: Continuing to test DIVIDER & RESET CHASSIS #1 - operation still OK - making final adjustments - tagging - preparing to ship modification out on 27 August - writing installation instr and report -

8/22/62: Both HP-160B scopes sent to lab for complete checkout - installed a P2 CRT (5AM-P2) in one of the scopes - both operate OK

W-234 cont.

Completed breadboard model of the Timing Modification Alarm Circuit - alarm will sound when ever the timer becomes out of step with the clock by more than 5 msec either way - this device could be utilized to automatically reset the timer on a jump - going ahead and arduing parts for construction of an engineering model -


7/24/62 Packaged AN/FM-38 TIMING MOD for shipment to FAROEES - writing on report - incl inst & opn mod.

Went back to AN/FN-41 phase of the project and commenced to push
up wiring of 100Kc amps into chassis - will perform mod to
delay phase to make more stable -

Schematic on adjacent page is of the alarm around for the
FDW-38 Timing Modification: - parts are on order -

8/27/62: AN/FM-38 Timing Modification shipped to Brooklyn today -
cont. to write report - installation & oper instructions.

Discussed an alarm circuit to detect when the two clocks (& D4R divider) are not tracking - plan to have this alarm mounted in the timing cabinet and to be in the form of a LIGHT which will remain lighted as long as both clocks and then if the other alarms (ie timers tracking on the clock) sound, it can be determined at a glance if jump or caused by a clock (and associated divider Reset Chassis) jump -



logique


-12

GENERAL
1/2 P.P.R. AN/FPN-38 TIMING MOD
ALARM CIRCUIT

AN/FPN-38 TIMER JUMP ALARM

8-23-62

8/28/62: Returned to the FPN-41 Timing Modification - performed a change to the delay phant. circuit to allow delay to be controlled by a voltage in lieu of by a potentiometer in the grid lead - to increase stability -



achieved stable (w/m 1 μsec) delays

range 800 to 1200 μsec

8/31/62 JRE

Discovered that in the 100K amplifier circuit, the 2N1131 transistors have their collectors internally connected to the case - this precludes using the already built board with the aluminum heat sinker connected to ground - will have to order (done) a different type of heat sink and completely revise the amplifier using smaller terminals on a smaller, thinner board - layout being done and fiber terminal board material is being ordered.

8/29/62: Tested the modified FPN-41 timing driver with the changed delay phant. circuit - still apparently pulse instability in the timing pulse - now suspect the Time Comparator (being used to get a delayed clock trigger) may be at fault - used timing pulse as a trigger and observed the FPN-41 divider reset pulse for jitter - Results: jitter appears now to be less than 0.5 μsec and there were no jumps observed (as before) - going ahead with this circuit - setting up plans to have Lab. Mech. Chuck operation of the time comparators.

Control on delay phant. too wide with the 100K pot installed above - made measurements of resistance needed for delay control from 800 to 1200 μsec

and found that need only 50K control - changed the voltage divider by adding 15K to upper (near +300V) resistor and changed lower one to 100K

Tested above mod - used gen. timing triggers to trigger scope and monitored drift in divider reset with Menz servo disengaged - drift now ~1 μsec and about 2 max - this considered acceptable - will modify second set up and test

8/30/62: Modified & tested second delay phant. change - OK - got same approx drift as above.


8/31/62: Tested LST mixer circuit & all appears OK - setting up for testing the reset system - some instability experienced in the inhibited F.F. - checking out

Made up order for FPN-38 timing modification spare parts to be shipped later to FAROS - cond. writing report - oper. instr. for FPN-38 timing mod.


9/4/62: FPN-41 timing problems - trouble shooting - ready to attempt to inject an inhibited waveform into the timer divider at the 100K square -

Working on the FPN-38 clock alarm (2nd alarm) to detect when the two clocks are not tracking - writing report - etc

9/5/62: FPN-41 timing: setting up to go into the 100K square with an inhibited waveform -




TRIAL B





9/6/62: FAN-41 (CONT): Using method of trial A:

VTVM

grid of V2A (100Kc 5A) is normally at +66 Vdc - cathode at +80 Vdc -

C pin 2:  +66 43Vpp sine wave (100Kc)

C pin 3:  +70V 25Vpp.

C pin 1:  +150V 30Vpp.

C pin 6 (output):  +700V 80Vpp.

Connected as per trial A and achieved fairly consistent timer reset but with approx 300 μ sec offset.

9/6/62: Investigated offset in timer reset described above - this offset is a delay type offset indicating that after the timer is un-inhibited, there is about 300 μ sec somewhere before the divider gets going again - ensuing timer reset pulses occur AFTER the timing (1 sec) pulse - also this offset is consistent only if wait a second or so between pushes of the reset button - the 10mfd cap does not completely discharge on repeated fast pushing of the button and thus the inhibit waveform on the grid is reduced in amplitude each time button is pushed unless you wait for discharge time -

Checked the 100Kc BST target 9 and target 0 outputs in time with respect to the inhibit waveform - and do get some variations (10-30 μ sec or so) in time there depending on ~~how~~ how fast the reset button is repeatedly pushed - if wait on sec or longer between button pushes, timing becomes fairly constant.

Checked to make sure that the 100Kc square is actually ~~turning~~ turning off at the start of the inhibit waveform (it is) and is turning back on at the end of the inhibit waveform (and it is) BUT again if push button too many times in a short period of time, the 100Kc square starting is OK but there are some variations in time or speed up rate of pushing button -

9/6/62 (CONT)

It is apparent now that capacitive coupling in the inhibit waveform probably will not work and will have to try trial B

Still looking for 200 μ sec or so - looked at the trigger to the 10Kc BST Driver in time with the inhibit waveform and they appear to start right up again - BUT looking at the 10Kc BST Driver output, the switching waveform ~~do~~ exhibit delays up to 200 to 300 μ sec after the end of the inhibit waveform and the variation appears to be somewhat dependent upon the rate of reset button pushing - in the output waveform of the 10Kc BST driver you can see small indentations where the driving triggers have had some influence but the F.F. will not flip on the first or second driving trigger and then takes off (usually) with the third driving trigger.

going now to the inhibit method of trial B in order to attempt stabilization of the errors found with the square and the 100Kc BST - then will come back to the 10Kc BST circuits and see if can find problems -

9/6/62:

By increasing the size of the cathode bypass capacitor in the 10Kc BST driver from 400 to 0.1 mfd (actually effect is apparent when going to 0.05 mfd) can get one more good trigger thru to the F.F. and then get a discrepancy of only 100 to 200 μ sec

Then changed the value of C14 coupling the trigger from 7 pF of the 100Kc BST from 100 pF to 200 pF and this caused the first trigger of the line to flip the 10Kc BST driver - note all the above done using method of TRIAL B with about 200 to 300K resistor in series between inhibit FF & input to 100Kc square - reset discrepancy now only 30 to 80 μ sec and is due to the method of inhibiting the 100Kc square -

Changed the commutating capacitors in the INHIBIT FF from 22 pF to 330 + 22 = 352 pF each and this gave an inhibit waveform of a more steep nature with some overshoot - note the 100Kc square turns OFF exactly at the time of reset and starts again exactly at the time of the un-inhibiting waveform

RESULTS: Success: got no discrepancy between the timing pulses and ensuing divider reset pulses -

FAN-41
100Kc BST
Inhibit
Timing

W-234 (CONT)

9/7/62 (CONT): Now must go back and clean up the changes made - analyze the effects on circuitry and stand construction of the engineering models:

9/10/62: Still looking at the FPN-41 100kc square and the inhibited waveform input circuits to determine optimum values of coupling resistance - get the same effect with the FPN-41 as did with the FPN-38 in that when equipment is first turned on, the timer will not reset to zero (with 235K series resistance coupling in the inhibited waveform) but it works OK after warmup -

Wired in the new 100kc amplifier in the timing cabinet drawer - ready for testing.

9/11/62: Worked on the inhibit circuitry again -

Tested the 100kc amplifier & measured harmonics in the timer w/ and w/o the 100kc going thru the amplifier - data as per sheet below.

	OSC.	AMP out	V103 cath FPN-41 w/amp	V103 cath less amp
	DB			
100 KC	0	0	0	0
200 KC	-32	-27	-27	-26
300 KC	-37	-35	-35	-35
400 KC	-62	-47	-47	-46
500 KC	-46	-52	-67	-67
600 KC	-	-	-	-

Looks like the amplifier is not introducing any objectional harmonics - letting it run for test

W-234 (CONT)


9/11/62 (CONT):

Found that FPN-41 will not reset the same using the timing trigger formed with out the delay phantasm (ie, undelayed timing trigger) as it will with the delayed trigger - must check this out - apparently has to do with the shape of the timing pulse and its effect on the inhibit waveform - also want to investigate the FPN-41 100kc square circuit to see if can make it less sensitive to change to 100kc on the grid -

9/10/62: Still working on FPN-41 reset - find that the shape of the timing trigger does have some influence on the shape of the inhibited waveform BUT this not critical enough to cause delay - the real problem of the delay is reset reported above is due to the delay thru the delay phantasm and Schmitt shaper circuits as compared to delay with the one second clock pulse applied directly to the blocking oscillator - ie if the clock time reference is readjusted, the same reset can be experienced with the delay phantasm, Schmitt shaper circuit as with the B.O. direct and the delay thru these circuits cause a phase reference difference between the 100kc in the timer and the 1kc in the clock -

Still getting a slightly unstable resetting of the FPN-41 timer depending on the adjustment (critical) of the size of the resistance coupling in the inhibit waveform - checking out.

9/13/62: Checked the output of the 100kc square (in time) to the inhibited waveform -




can see that we are not inhibiting exactly right - ie square wave output is going on after the start of the inhibited waveform and not starting until after the end of the inhibited waveform - apparently when we get a satisfactory inhibited, the two discrepancies cancel out - this is no good

The rise and decay time of the inhibited waveform is very poor when connected into the 100kc square as done in TRIAL B of page 125 - tests show that this is not due

W-234 (cont)


9/13/62 (cont):

entirely to the size of the DC coupling resistances (ie maybe one or two uses are from this). The real problem (giving 60 to 100 usec change in rise and decay times) appears to be the circuitry coupling in the 100KC to the squarer.



Must isolate the 100KC amp to get good sharp inhibit - cannot increase size of C_c as this would cut down 100KC amplitude too much.

Will try something like this:



$$R_1 = 100's \text{ of } K$$

$$R_2 = \text{MEGS}$$

$$R_3 = \text{MEGS}$$

$$R_2 + R_3 \text{ in } \parallel \gg 100K$$

Put a badly distorted 100KC signal into the FPN-41 timer to test degree of fitting of the 100KC amp - Ran spectrum analyzer.

f	100KC INTO TIMER
100kc	0
200kc	-26db
300kc	-48db
400kc	-60db
500kc	-85db

100kc at V103 (output) pin 3 cathode	
0	
-60db	Δ -34db
-50db	Δ -2db
(NIL)	NIL
(NIL)	NIL

oo 100kc fitting pretty good.


W-234

9/14/62

FPN-38 timing mod OPERATING INST (appendix A) sent to TAC for review: - timing mod Interim Report No1 started thru O-3 for initial review before sending to TAC - INSTALLATION INST (appendix B) master have been corrected and ready for reproduction - figures for all three sections are now ready for reproduction.

4-17-62

AN/FPN-41 The inhibit waveform was coupled in the divider using the following circuit




A uniform reset was observed

9-18-62

AN/FPN-41

A preset trigger was developed from the "other half" (plate that is Normally conducting) of the inhibit Flip-Flop and coupled through an emitter follower, (other half of the 12AT7 used for INHIBIT) to pin 7 of the 1/2 PPR flip-flop in the timer.


Tests show that the timer resets in the proper phase code, using this preset trigger. See other side for Preset Generator schematic. (Page 132)




FPN-41 PRESET GENERATOR AND COUPLER

9-19-62

the 1 second pulse was injected in the transmitter driver today. in the following way:



transmitter triggers
the 8 pulses with the 1 second pulse 2000 μ s before 1st pulse trigger were observed at the output of the transmitter driver




Had to secure at 1300 for W-

This method of Timing Trigger injection allows the timing pulse to be varied in 10 μ Sec intervals - we don't want this.

9-20-62


the timing pulse was injected on grid of trigger inverter in Transmitter Driver chassis.



Note the input timing trigger has to be adjusted at same amplitude (130 VPP) as the selected triggers. the selected triggers are viewed on CRO as a group of 2 or 3 triggers 10 μ s apart (2 trigger selector gate output)

the Timing pulse was set 2000 μ s before Master interval (2 interval) in this manner:

- 1.) On an expanded sweep align the timing pulse with the first selected trigger of the group from 2-trigger selector



Note the Transmitter triggers cannot be used for this alignment because of the characteristics of the Thyratron.

- 2.) Note the Time Difference reading on the HP clock. Subtract 2000 from that number and set the dial for that number. The timing pulse is now 2000 μ s before the multipulse group.

example

TD reading with trigger (1) 918854
subtract 2000
set dial for 916854

9-20-62 (cont)

TILT

The transmitter was energized and the radiated pulse groups with the 1 second pulse were viewed on monitor scopes.


[A DRIFT BETWEEN THE STD. 1 SEC PULSE AND THE PULSE GROUP WAS OBSERVED]

This effect will be investigated
approx $1000\mu\text{s}/20\text{min}$??

OK now! the M-Cycle servo was energized.
OW?

9-21-62

The FPN-41/42 equipments were energized in dummy load to check the performance of the STD. Time Transmissions.




A stable transmission was observed.

LOOKS GOOD!
(PB)

9/24/62 Cont with injecting XM712 trigger - put the one second trigger in on the grid (prob?) of the M.P. trigger C.F. (V-21B) in the delay chassis using the coupling circuit shown on the next page →.

W-234:

9/24/62 (CONT)




Coupling circuit for inserting the 1pps trigger into the multipulse line (delay chassis)

trigger goes in OK but mod occurring 2000 usec ahead of the first master pulse - below int internal and selecting XMTR to accuracy of 50Kc with 1-50Kc - NG - Checking out

Checked operations of timer inhibited & reset - still operates OK - checked LSTS mixer and it is still operating OK -

9/25/62: Coupled in the LSTS (add) waveform into timer at J13 of the delay chassis.



The LSTS mixer isolates LSTS add from MTS OK!! - checked modified LSTS at LSTS gate in delay chassis and looks OK:

Checked method of trigger insertion done 9/24 and with the Z delay set at 50,000 (as it normally is) we get selection of the one second trigger from 1 internal 50Kc and this is unacceptable - investigating to see if can bring Z delay in & use Z internal 50Kc to get desired trigger selection & then vary Z end servo to get desired partitioning !!!

Cleaned up wiring runs - started fabrication of the chassis to go into the divider drawer and to hold all reset circuitry except LSTS mixer -

9/24/62: Checked FPN-41 circuit diagrams and decided that above method of inserting the 1pps trigger is valid - it can set the Z delay switch just right, can provide Z internal 50Kc for proper selection of the 1pps trigger -

9/24/62: Set the Z delay at 48800 and observed the triggers existing during the last 1200 μ sec of the interval (Z INHIBIT OFF) - this still NG - selecting in the 1 interval

Set Z delay at 48000 - now can see the following -

① With Z inhibit switch ON see only the 1pps trigger occurring & can position it in 10 μ sec steps (over range of 20 μ sec) to be exactly 2000 μ sec ahead of the first master group by tuning the Z zero servo - this trigger is stable (ie @ 49,000 μ sec)

② With Z inhibit switch OFF see a Z trigger at 48,000 & at 49,000 - the 49,000 μ sec trigger is coincident with the 1pps trigger and the LSTS add part of the modified LSTS permits only this one 49,000 trigger to come thru once each second - But the Z servo drives (on noise?) and get 10 μ sec jumping of this trigger w/ respect to the first master trigger

③ Set Z delay to 48,010 and got rid of the 48,000 trigger - turned Z inhibit switch OFF and got a stable 1pps trigger - monitored for over two hours and it remained stable - all looks OK here

As of this date can effectively accomplish all the project requirements listed below

① Can repeatedly reset in time to the clock w/in much less than 1 μ sec

② Can insert the LSTS (add) waveform into the time LSTS line w/o adverse effects -

③ Can satisfactorily insert the 1pps transmitter trigger exactly 2000 μ sec ahead of the first master pulse ($\pm$ less than 0.5 μ sec)


Proceeding to connect up the 1pps trigger coupling components on spare terminals of a terminal board.

9/26/62 (CONT)


near V21 (delay chassis) - continuing with fabrication of the pinged chassis to hold all the basic reset circuitry -

① Checked XMTR triggers - trigger w/ positive rise of LSTS add - see 1pps trigger inside LSTS add OK - also M 9 pulses inside LSTS OK -

② Checked LSTS (modified) & 100kc to XMTR drive -



100kc settled out OK by time XMTR trigger appears -



the ϕ of the 1pps 100kc is same as first M 100kc at the time of the trigger on reset and upon each reset - triggers look the same & 100kc looks the same - all looks OK

③ Delay between 1pps trigger & the 1pps pulse entering the timer is about 15 μ sec - this is OK since 1pps XMTR trigger is exactly 2000 μ sec ahead of 1st M trigger -

9/27/62: Cont. with construction of the FM-41 reset chassis - assembling parts for second chassis - carrying around diagram - finished is starting the laying out component designations - finished is starting the 1pps trigger insertion network on existing T.B. of delay chassis

9/2/62 (CONT):

Set up the FPN-42 into dummy load and operated timer into the 1pps trigger for over two hours - reset timer repeatedly and all looks good - amplitude of the 1pps pulse (xmit) is about the same amplitude as the first master pulse - no jitter - stable pulse exactly 2000 usec ahead of the first master pulse:

Will now layout LSTS mixer circuit on a small terminal board suitable for installing in the bottom of the delay chassis:

Work continuing on the FPN-38 alarm circuits as parts are received.

9/28/62: Writing up progress report - squaring away bugs & schematics for interim rpt #4

Still playing with insertion of the 1pps trigger into the delay chassis - method is OK but could be troublesome if ever want to add a third or 2 slave in C coast chain -

Wired in the separate LSTS mixer and it appears to operate OK

10/1/62: Inserted the 1pps trigger into XMITR DRIVER chassis at grid (pin 2) of the gate generator and my LSTS & LSTS (add) just ahead of J4 on XMITR driver chassis - get good stable pulse but it sets 2010 micro-seconds ahead of the first master on normal accurate (to time ϕ) reset -

Plan to contact Burtson on this to see which method he wants - this system (above) permits independent insertion of the 1pps trigger (ie not dependent on Z internal information) but instead of being exactly 2000 usec ahead of the first master pulse it is 2010 usec ahead - checked phase of the 1pps 100ke at the trigger and compared to same done for master (first) pulse - got same results as shown on page 137 - still all looks OK

W-234 (CONT)

10/1/62: Checking on the FPN-41 timer + 300V power supply to see exactly what its power capabilities are and to determine if the timing mod. circuits will cause too much loading (it 125 ma during normal operation and 175 ma during reset) - also want to know to see if can also add on the Civil Defense timer control circuitry (Mr Manning) -

est that total load on the +300V power supply by addition of timing mod is approx 150 ma and ± 50 ma for pulsed loads.

The timer + 300V power supply is rated @ 900 ma - Under normal operation, the timer only (plus some sperry gear inserted here & there for spectrum improvement mod.) draws approx 700 ma from the +300V supply. With the timing modification connected, the steady (700 ma) drain on the 300V power supply is measured to be 800 ma. During reset (push of button) the total load on the 300V power supply reduces to approx 750 ma. So it is felt that the load does not exceed capabilities (continuous) of the timer + 300V power supply -

10/2 + 10/11: Fabricating the FPN-41 reset chassis (210) - installed one LSTS mixer into XMITR driver chassis - installed circuit for coupling in the 1pps trigger - H.Q. Project Engineer stated on phone that he wants method used whereby the 1pps xmission appear exactly 2010 usec ahead of the first master pulse - Running remaining input/output cables between timer & timer cabinet - laid out final panel (timer cabinet) drawings & designated all cables - ordered front panels - reset of parts needed - commenced installing one reset chassis

10/12/62: Completed installation of first reset chassis - circuits seem to operate OK but get a delay in reset - ie ensuring divider used pulses do not coincide with the timing pulses but are delayed approx 15 micro seconds - starting investigation - changing lead from chassis to squarer (INHIBIT) from single line to control.

TIME COMPENSATOR INVESTIGATION:


The HP time compensator sent to lab was aligned and tests showed the saw tooth horizontal sweep

W-234 (CONT)

10/12/62 (CONT)

output from the comparator is steady - the rise is quite linear and no jumping experienced

Looking at the saw tooth sweep (horizontal) output from time comparator & noting the neg. going (end of sweep) portion note following:



① In using the time comparator H output for a negative going delayed trigger to apply to scope for purposes of measuring the time of occurrence of the 1pps XMITR (FPN-41) trigger, the t_r becomes important. i.e. want to know EXACTLY how many μsec ahead of the first master trigger the 1pps trigger is occurring (should be 2000 or 2010 μsec EXACTLY)

② In normal use of the time comparator for observing the WWT signals, the saw tooth rise is utilized and not the negative excursion. $\therefore t_r$ not important for normal designed use of the comparator

③ The t_r changes depending on the sweep rate selected with the comparator. i.e. on the 1000 msec sweep, the t_r runs greater than 40 μsec and on the fastest 1 msec sweep the t_r reduces down to approx 2 μsec . $\therefore$ if use the 1000 msec sweep, the negative trigger used to a scope will ~~be~~ tend to be unstable and this is the basic reason why the sweep of a scope will be unstable and will observe drift & jump when using the comparator H output as a neg. trigger -

④ The time comparator, properly aligned is accurate to within the meas. capabilities of the system - i.e. on the 1 msec sweep, full deflection (bray) of the scope between lines is 1000 μsec - each division is 100 μsec and the intensity modulation dashes and spaces are 10 μsec . The time comparator H output can

W-234 (CONT)

10/12/62 (CONT): be used to give a negative trigger (delayed in steps of 1000 μsec for application to the HP160B scope and it is possible to make time difference measurements between the 1pps & 1st master trigger of less than 1 μsec - any drifting or jumping due to the unstable trigger is long term and does not influence these short term measurements.

This procedure will be recommended in the operating instructions (listing limitations) and subsequent progress report will reflect time comparator findings with respect to the previously reported instability. -

FPN-41 RESET CIRCUIT:

Found reason for the installed reset Chassis not operating properly - a commutating capacitor was left off the coupling resistor from the INHIBIT F.F. to the INHIBIT CAPACITOR FOLLOWER. - all functioning OK - cleaning up wiring -

10/15/62: Cont. to cleanup Reset Chassis & other circuits incl. in 41 - taking data on all connections points and interconnections for installation instr. - preparing cover for radio amplifiers -

Returning to FPN-38 alarm circuits - parts (some more) have come in & plan to mount reset alarm while waiting remaining parts - working on bread board of alarm to detect two DC-4215 divider units not tracking -

Took data on position of M cycle & shifter vs relative position of 1pps trigger (2010 or 2000 μsec) with fixed M trigger - later will have to determine exact phase relations for desired position but can't do now as FPN-41 being aligned -

TRIGGER DELAY	DIAL	TRIGGER DELAY	DIAL
2010	0	2000	5
2010	1	2000	6
2010	2	2010	7
2000	3	2010	8
2000	4	2010	9

Operating instr. should reflect this as related to position of the M cycle & shifter and position of the 1pps trigger.

W-234 (CONT)

10/16 → 10/22/62: Breadboard of the second type alarm for the FPN-38 timing mod oper. OK - (to check tracking of the DEC divider #1 & #2 i.e. to check clock tracking) - now have to wait for relays & then test that phase

Parts dribbling in for the other alarms - still awaiting the relays & some small voltage capacitors (FPN-38 timing mod). - contacted distributor of alarms & they are being sent on 10/24 (see phone call memo on 10/14/62)

Continuing with gathering data on installation & oper of FPN-41 timing mod for write up - making minor changes to 100kc amps to bring both them into identical appearance -

Tests performed on 100kc phase shifter by Calleg - (see W-234 folder for precise data) - used new Ad U delay & phase comparator - NIELSEN & shifter package. Tests out as more accurate than the equipment used to measure its accuracy - find that can reset the micro-second dial to within 2 to 4 nano-second (.002 to .004 μ sec) and run out variations (w/invention of continuous delay up to 1000 μ sec) shows max variation in 63 nanoseconds (.063 μ sec) at 1000 μ sec - This measurement is pushing the stated accuracy of the measuring equipment and in using an alternate method to measure run out (p 3 in data) see that variations are sinusoidal out to 100 μ sec - Therefore, it is believed that the mechanical package accuracy falls well within the desired (project requirement) output accuracy of 0.02 to 0.05 μ sec since this implies small range accuracy & repeatability & means indicate this will be as good as or better than 4 to 7 nanosecond (.004 to .007 μ sec)

Investigating a reset error in the FPN-38 timing mod (510 μ sec from zero) which has appeared since re-installing the engineering model of the D&R Chassis -

P.E. ordered to FAROS to install mod. before 10/31/62

W-234 (CONT)

10/23/62: Cont. inv. of FPN-38 used discup. - P.E. to HQ to get passp. orders, shots etc for FAROS trip

10/24/62: Reduced size of R35 in D&R Chassis from 33K to 1K & removed diode CR11 - This gave us good zero reset with no distortion of 100kc square output, no loading on 100kc to square & over a range of adj. of 100kc at R-109 from << 5V pp (ie till timer stops) until about 8V pp (adj diving align for 5V pp) - will apply this to Faros eqpts if run into problems -

DATA: Shift of Time Reference Control on HP H06-113BR clock vs/ change of absolute reset to the clock comparing the 160,000 μ sec clock pulse with the ensuing timer divider reset pulses.

Started with dial set for zero error.

TIME REF CONTROL SHIFT (μ sec)	reset error (μ sec)
+ 0.5	+ 0.5
+ 1.0	+ 1.0
+ 1.5	+ 4.0
- 0.5	- 0.5
- 1.0	- 1.0
- 1.5	- 1.5
- 2.0	- 1.5
- 2.5	- 2.0
- 3.0	- 3.0

If this phenomena happened at Faros, will have to very carefully set Time Reference Controls - this was not experienced when testing the D&R chassis sent to Faros when tested here - then we got 0 error with changes of time reference control over a range of $\pm 2\frac{1}{2}$ μ sec with 10 μ sec errors past this range - will have to check this out!!

10/25/62: Canecting minor errors found in FPN-38 instructions write up for timing mod. - getting spares need together - writing up something for taking to Faros or the alarm circuits being prepared -

W-234 (CONT)

10-26 to 11/22: P.E. away installing FPN-38 timing mod. in the Egle Varior. Loran station timer. See report & log of trip included in the Project folder -

During this period, assembly of the PN/FPN-41 timing mod. progressed - timing cabinet panels were secured & etched & wiring up of No. 1 cabinet is underway - both used chassis were installed and satisfactorily tested in the FPN-41 timer - The 100kc amplifiers were redesigned slightly to make them pre-tuned (non variable) & one copy is satisfactorily operating under test -

11/30 to 12/4: Investigating the FPN-38, 0200 board circuits in the attempt to determine why the Q6-Q7 & Q10-Q11 transistors appear to be sensitive to changes in their characteristics causing improper resetting of the timer. This was discovered at Egle during mod. installation & testing

Also building a FF circuit similar to the one made at Egle in order to have the correct waveforms for modifying the reset - alarm to the 4 second system. The alarm to indicate that the clocks are tracking is breadboarded & will have to be tested using the new 4 second waveforms (this will be designed to give alarm when clocks are more than 20 usec out of step) - this necessary since divider reset from the two timers are not occurring identically in time.

12/5/62: Looked at 0200 board (FPN-38) at Q6-Q7, Q8-Q9, & Q10-Q11 to determine their state during inhibit with a reset occurring 10 usec before & 10 usec after the zero correct time of period that all F.F. & the F.B. Binary are in the same state during inhibit - thus the 0200 board is turning off properly (as confirmed at Egle) at the beginning of inhibit and the discrepancy in reset is occurring at the end of inhibit and when the divider resumes counting (also as confirmed by scope photo taken at Egle - See project folder)

Changed the Q10-Q11 transistors in one 0200 board using 2N167 with matched Betas () still get 10 usec discrepancy and not consistent - sometimes early & sometimes late - measured β of transistors taken out & they were _____ and _____ respectively


Now changing the Q6 & Q7 using matched transistors with

W-234 (CONT)

Betas of _____. This procedure did not seem to help - neither 0200 board resets properly -

12/6/62: Continuing with investigation of the 0200 board problems and reasons for reset to use off &

Finally decided to modify inhibit feeding circuit: Refer to schematic in Interim Rpt No. 4 -



(this provides a good reset to zero with both 0200 boards)

no further changes to 0200 board plus 12K resistor removed from emitter of Q3-Q4 & circuit restored to manual configuration - change lead from base of Q3 to base Q4 -

Continuing with construction of the FPN-41 timing cabinet

12/7/62: Changed to two 0200 boards back to original configuration by taking out emitter resistors in 100kc square - both board work OK now using above inhibit coupling circuit -

Cond. up alarms to modify for use with 4 sec reset system -

12/10/62: Cond. with FPN-38 alarms - logic board now working OK & nearing success with alarm board using 4 second information - fabricated permanent mod board for D41C chassis with above circuit in the inhibit path - continuing with wiring up of FPN-41 timing cabinet

12/11/62: Cond. with FPN-38 alarms - wiring of FPN-41 timing cabinet -
12/12/62: writing revised FPN-38 report & end

12/12/62 → 12/24/62: Completed reworking Timer ^{Jump} ~~Tracking~~ Alarms and some trouble in testing - had to secure to allow warren FPN-38 AFC and clock mod projects - completed test of breadboard of Clock Tracking Alarm & started building unit - no more warren FPN-41 timer mod due timer obligation to W-247 -

1/7/62: Returned to jump alarms for test - cont with write up on alarms & mod to timing mod FPN-38 - checked out FPN-41 timing cabinet for eventual test of system when can get timer -

1/8 → 1/18: Batted the Timer Jump Alarms & the Clock Tracking Alarms build - checked & tested OK in FPN-38 Timing Mod - Rough draft of FPN-38 report & installation inst compl & working on the operating instr write up following return R&D #1.

Wiring of FPN-41 Timing Cabinet almost complete - need to straighten out wiring & check for being OK - test of Timing Chassis #1 OK - need to check out entire system when can get ad timer - 100kc amp (later mod) seems OK - building two final 100kc amps -

1/21 → 2/1/63: Completed all wiring in FPN-41 Timing Cabinet No1 & working on wiring Timing Cabinet No2 - still have not been able to get on FPN-41 timer to test mod. - 100kc to timer now coming thru & shifted & amp in Timing Cabinet No1 & is about 200 pps at the timer - seems to operate OK - all parts of Timing Cabinet No1 seem to work OK -

All final tests completed on FPN-38 alarms & timing modification improvements and all material has been assembled for shipping to Esle Loran Station - Interim Report No2 covering the FPN-38 alarms - instr for instal & oper - has been written and is being reviewed - data taken on this test system for other basic rates:

SO:	each read w/ 4 sec trig	- way 1/2 per OK	- Read OK w/ 4 sec system
LO:	" " " "	- " " " "	- Read OK " " "
HO:	skips two reads " "	- way 3/4 " "	- Read NG " " "
SSO:	same as SO		OK
SLO:	same as LO		OK
SHO:	same as HO		NG

So The 4 second read system will be OK for all S&L basic rates but limited use on H rates:

2/11/63: Re-Connected the FPN-41 timing modification into the FPN-41 timer and tested satisfactorily. - all appears to be operating OK - read is up in 0.1 msec - 1pps trigger and LSTS appear to be inserted properly - will have to measure exact 1pps trigger location w/ respect to the first M pulse of the group - letting equipment run while working on final report - shipping instr for timing mod have been received -

2/15/63: Position of 1pps (when trigger is of proper amplitude to make correct 100kc gate in XMTR driver -) is exactly 2000 msec ahead of first Master trigger - all OK - testing still

3/28/63: Can't test timing mod in 41 - all still OK - put 42 on air w/ 1pps - all OK - pulse stable - proper & code - 500 msec of 100kc after trigger is more than enough 100kc -

3/29/63: Took timing mod out of timer - getting it together for shipping to LTS Carolina Beach - Writing final report

